								R	REVISI	ONS										
LTR					D	ESCF	RIPTIC	N						DA	TE			APP	ROVED	)
А	Changes in accordance with NOR 5962-R008-91.							91-10-17			Michael. A. Frye									
В	Cha	inges i	n acco	ordanc	e with	NOR	5962-l	R217-9	93.				93-0	8-20			Mic	hael. /	A. Frye	
С	Upd inclu glg	lated b uding t	oilerpla able III	ate. R I. Sep	emov aratec	ed pro	ogramr ce bull	ning sj etin fro	pecific om boo	s from dy of d	drawi rawing	ing, g	00-0	8-30			Ray	mond	Monni	n
D	Cor	rected	page r	numbe	er cour	nt on f	ront pa	age. U	Jpdate	d boile	erplate	. ksr	04-1	1-30			Ray	mond	Monni	n
E		ear revi n 6 pF									citance	Э	06-0	6-12			Ray	mond	Monni	n
F	Upd	late dra	awing	to mee	et curr	ent MI	L-PRF	-3853	5 requ	uireme	nts ç	glg	15-0	1-20			Cha	arles S	affle	
REV																				
SHEET																				
REV																				
SHEET																				
REV STATU	JS			RE	/		F	F	F	F	F	F	F	F	F	F	F			
OF SHEETS	3			SHE	EET		1	2	3	4	5	6	7	8	9	10	11			
PMIC N/A					PARE es E. 、					DLA LAND AND MARITIME										
STANDARD MICROCIRCUIT DRAWING					COLUMBUS, OHIO 43218-3990 http://www.landandmaritime.dla.mil															
THIS DRAWING IS AVAILABLE FOR USE BY AII DEPARTMENTS				ROVE chael.					MICROCIRCUIT, DIGITAL, CMOS, 2K X 8 REGISTERED					)						
AND AGENCIES OF THE DEPARTMENT OF DEFENSE			DRAWING APPROVAL DATE 88-09-22				UVEPROM, MONOLITHIC SILICON				,									
DEPAR				DRA		88-0	)9-22			SI	LIC		N							
DEPAF DE		E			ISION	LEVE				SI	ZE A	CA	N GE CO 6726			59	962-	·87	529	

# 1. SCOPE

1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 <u>Part or Identifying Number (PIN)</u>. The complete PIN shall be as shown in the following example:



1.2.1 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type Generic number		Circuit	Access time
01	<u>1/</u>	2K x 8-registered UVEPROM	45 ns
02	<u>1</u> /	2K x 8-registered UVEPROM	35 ns

1.2.2 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835, and as follows:

Outline letter	Descriptive designator	gnator <u>Terminals</u> <u>Packag</u>		
К	GDFP2-F24 or CDFP3-F24	24	flat package	
L	GDIP3-T24 or CDIP4-T24	24	dual-in-line package	
3	CQCC1-N28	28	square chip carrier package	

1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.

1.3 Absolute maximum ratings. 3/

Supply voltage range	-0.5 V dc to +7.0 V dc
DC voltage applied to outputs in high Z state	-0.5 to +7.0 V dc
DC program voltage	14.0 V
DC input voltage range	-3.0 V dc to +7.0 V dc
Storage temperature range	-65°C to +150°C
Maximum power dissipation (P <sub>D</sub> ): <u>4</u> /	1.0 W
Lead temperature (soldering, 10 seconds)	+300°C
Junction temperature (T <sub>J</sub> ) <u>5</u> /	+150°C
Thermal resistance, junction-to-case $(\Theta_{JC})$	See MIL-STD-1835
Endurance	25 cycles/byte (minimum)
Data retention	10 years minimum

1.4 Recommended operating conditions.

Case operating temperature	e range (T <sub>c</sub> )	-55°C to +125°C
Supply voltage range (V <sub>CC</sub> )		4.5 V dc to 5.5 V dc

<u>1</u>/ Generic numbers are listed on the Standard Microcircuit Drawing Source Approval Bulletin at the end of this document and will also be listed in MIL-HDBK-103.

2/ Lid shall be transparent to permit ultraviolet erasure.

3/ Unless otherwise specified, all voltages are referenced to ground.

 $\underline{4}/$  Must withstand the added  $\mathsf{P}_\mathsf{D}$  due to short-circuit test; e.g.,  $\mathsf{I}_\mathsf{OS}.$ 

5/ Maximum junction temperature may be increased to +175°C during burn-in and steady-state life.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87529
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 2

## 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

## DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

## DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online <u>http://quicksearch.dla.mil</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

## 3. REQUIREMENTS

3.1 <u>Item requirements</u> The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturer's approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

3.2.2 <u>Truth table</u>. The truth table shall be as specified on figure 2.

3.2.3 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.2 herein.

3.2.3.1 <u>Unprogrammed devices</u>. The truth table for unprogrammed devices for contracts involving no altered item drawing shall be as specified on figure 2.

3.2.3.2 Programmed devices. The truth table for programmed devices shall be specified by an altered item drawing.

3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87529
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 3

	T.	ABLE I. Electrical performance	e characteristic	<u>:S</u> .			
Test	Symbol	$\begin{array}{c} \text{Conditions} \\ \text{-55°C} \leq T_C \leq \text{+125°C} \\ \text{4.5 V} \leq V_{CC} \leq \text{5.5 V} \end{array}$		Device type	Li	mits	Unit
		unless otherwise specified			Min	Max	
Input leakage current	I <sub>IX</sub>	$V_{IN}$ = 5.5 V and GND	1, 2, 3	All	-10	10	μA
Output leakage current <u>1</u> /	ILO	$V_{OUT} = 5.5 V$ and GND output disabled	1, 2, 3	All	-40	40	μΑ
Power supply current	I <sub>CC</sub>	$\overline{E}/\overline{E}_{S} = V_{IL}$ , $\overline{INIT} = V_{IH}$ , addresses cycling between 0 V and 3 V, f = 1/2tpwc	1, 2, 3	All		120	mA
Input high voltage 2/	V <sub>IH</sub>	$V_{CC}$ = 4.5 V and 5.5 V	1, 2, 3	All	2.0		V
Input low voltage 2/	V <sub>IL</sub>	$V_{CC}$ = 4.5 V and 5.5 V	1, 2, 3	All		0.8	V
Output high voltage	V <sub>OH</sub>	$V_{IL} = 0.8 V, V_{IH} = 2.0 V$ $I_{OH} = -4.0 mA, V_{CC} = 4.5 V$	1, 2, 3	All	2.4		V
Output low voltage	V <sub>OL</sub>	$V_{\rm IL} = 0.8 \text{ V}, V_{\rm IH} = 2.0 \text{ V}$ $I_{\rm OL} = 16 \text{ mA}, V_{\rm CC} = 4.5 \text{ V}.$	1, 2, 3	All		0.4	V
Output short circuit current <u>3/ 4/</u>	los	V <sub>O</sub> = GND	1, 2, 3	All	-20	-125	mA
Input capacitance <u>4</u> /	C <sub>IN</sub>	$V_{CC} = 5.0 \text{ V}, V_{IN} = 0 \text{ V}$ Tc = +25°C, f = 1.0 MHz (see 4.3.1d)	4	All		10	pF
Output capacitance <u>4</u> /	Соит	$V_{CC} = 5.0 \text{ V}, V_{OUT} = 0 \text{ V}$ Tc = +25°C, f = 1.0 MHz (see 4.3.1d)	4	All		10	pF
Address setup to clock	t <sub>SA</sub>	See figures 3 and 4	9, 10, 11	01	45		ns
high		as applicable		02	35		
Address hold from clock high	t <sub>HA</sub>		9, 10, 11	All	0		ns
Clock high to valid output	t <sub>CO</sub>	]	9, 10, 11	01		25	ns
		-		02		15	
Clock pulse width 4/	t <sub>PWC</sub>	4	9, 10, 11	All	20	<u> </u>	ns
Valid output from clock	t <sub>cos</sub>		9, 10, 11	01		30	ns
high <u>4</u> / <u>5</u> /				02		20	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87529
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	4

Test	Symbol	$\begin{array}{c} \text{Conditions} \\ \textbf{-55^{\circ}C} \leq T_{C} \leq \textbf{+125^{\circ}C} \\ \textbf{4.5} \ V \leq V_{CC} \leq \textbf{5.5} \ V \end{array}$	Group A subgroups	Device type	Li	mits	Unit
		unless otherwise specified			Min	Max	
Ē <sub>s</sub> setup to clock high <u>4</u> /	t <sub>SES</sub>		9, 10, 11	All	15		ns
$\overline{E}_{s}$ hold from clock high $\underline{4}$ /	t <sub>HES</sub>		9, 10, 11	All	5		ns
Delay from INIT to	t <sub>DI</sub>		9, 10, 11	01		35	ns
valid output <u>4</u> /				02		20	
INIT recovery to clock high <u>4</u> /	t <sub>RI</sub>		9, 10, 11	All	20		ns
INIT pulse width <u>4</u> /	t <sub>PWI</sub>		9, 10, 11	01	25		ns
. –				02	20		-
Inactive output from	t <sub>HZC</sub>		9, 10, 11	01		30	ns
clock high <u>4/ 5</u> / <u>6</u> /				02		20	
Valid output from $\overline{E}$ low	t <sub>DOE</sub>		9, 10, 11	01		30	ns
<u>4/ 7/</u>				02		20	
Inactive output from	t <sub>HZE</sub>		9, 10, 11	01		30	ns
Ē high <u>4/ 6/ 7</u> /				02		20	
measurement. <u>2</u> / These are absolute volt <u>3</u> / For test purposes, not n seconds.	ages with response than one	nable, the device must be clock pect to device ground pin and i output at a time should be sho er any design or process chang	nclude all over orted. Short-cir	shoots due cuit test du	e to syste aration sh	m or teste nould not e	r noise. exceed 30

- ess change 'y guaranteed to the limits specified in table I.
- <u>5</u>/ <u>6</u>/
- Applies only when the synchronous  $\bar{E}_{s}$  function is used. Transition is measured at steady-state high level -500 mV or stead-state low level +500 mV on the output from the 1.5 V level on the input with loads shown on figure 3B.
- $\underline{7}$  Applies only when the asynchronous E function is used.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87529
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 5
DSCC FORM 2224			

3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change</u>. Notification of change to DLA Land and Maritime-VA shall be required for any change that affects this drawing.

3.9 <u>Verification and review</u>. DLA Land and Maritime, DLA Land and Maritime's agent and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Processing EPROMS</u>. All testing requirements and quality assurance provisions herein, shall be satisfied by the manufacturer prior to delivery.

3.10.1 <u>Erasure of EPROMS</u>. When specified, devices shall be erased in accordance with the procedures and characteristics specified by the manufacturer.

3.10.2 <u>Programmability of EPROMS</u>. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified by the manufacturer.

3.10.3 <u>Verification of programmed or erased EPROMs</u>. When specified, devices shall be verified as either programmed to a specified program, or erased. As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.

3.11 <u>Data retention</u>. A data retention stress test shall be completed as part of the vendor's reliability monitors. This test shall be done for initial characterization and after any design or process change which may affect data retention. The methods and procedures may be vendor specific, but shall guarantee the number of years listed in section 1.3 herein over the full military temperature range. The vendor's procedure shall be kept under document control and shall be made available upon request of the acquiring or preparing activity, along with test data.

3.12 <u>Endurance</u>. A reprogrammability test shall be completed as part of the vendor's reliability monitors. This test shall be done for initial characterization and after any design or process change which may affect the reprogrammability of the device. The methods and procedures may be vendor specific, but shall guarantee the number of program/erase endurance cycles listed in section 1.3 herein over the full military temperature range. The vendor's procedure shall be kept under document control and shall be made available upon request of the acquiring or preparing activity, along with test data.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87529
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	6

Device Types	All		
Case Outlines	L, K		3
Terminal Number	Terminal Symbol	Terminal Number	Terminal Symbol
1 2 3 4	A7 A6 A5 A4	1 2 3 4	NC A7 A6 A5
5 6 7	A3 A2 A1	5 6 7	A4 A3 A2
8 9 10	A0 O0 O1	8 9 10	A1 A0 NC
11 12 13 14	O2 GND O3 O4	11 12 13 14	00 01 02 GND
14 15 16 17	04 05 06 07	14 15 16 17	NC O3 O4
18 19	CP E/Es	18 19 20	O5 O6 O7
20 21	INIT A10 A9	21 22	
22 23 24	A8 VCC	23 24	$\frac{E/E_{S}}{INIT}$
24 25 26 27		25 26 27	A10 A9 A8
28		28	VCC

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87529
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	7

Pin functions				
Mode	СР	Ē/Ēs	INIT	Outputs
Read <u>1/2/3/</u>	Х	V <sub>IL</sub>	V <sub>IH</sub>	Data out
Output disable <u>4</u> /	Х	V <sub>IH</sub>	V <sub>IH</sub>	High - Z

Notes:

- 1/X = Input may be high level, low level, or open circuit.
- 2/ During read operation, the output latches are loaded on a "0" to "1" transition of CP.
- $\underline{3}$ / In the synchronous mode, pin E<sub>S</sub> must be low prior to the "0" to "1" transition of CP that loads the register.
- 4/ In the synchronous mode, pin E<sub>S</sub> must be high prior to the "0" to "1" transition of CP that loads the register.

FIGURE 2. Truth table.





# NOTES:

- Ensure that adequate decoupling capacitance is employed across the device V<sub>CC</sub> and ground terminals. Multiple capacitors are recommended, including a 0.1uF or larger capacitor and a 0.01 µF or smaller capacitor, placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of power supply voltage, creating erroneous function or transient performance failures.
- 2. Do not leave any inputs disconnected (floating) during any tests.
- 3. Do not attempt to perform threshold tests under ac conditions. Large amplitude fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.
- 4. Output levels are measured at 1.5 V reference levels.
- 5. Transition is measured at steady-state HIGH level -500 mV or steady-state LOW level +500 mV on output from the 1.5 V level on inputs with load shown on figure 3B.
- 6. Tests are performed with rise and fall times of 5ns or less.
- 7. See figure 3A for all switching characteristics except  $t_{HZC}$  and  $t_{HZE}$ .
- 8. See figure 3B for  $t_{HZC}$  and  $t_{HZE}$ .
- 9. All device test loads should be located within 2 inches of device outputs.

FIGURE 4. Switching waveforms - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87529
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 9

# TABLE II. Electrical test requirements. 1/, 2/, 3/, 4/, 5/

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004) for programmed devices	1*, 2, 3, 7*, 8, 9,10,11
Group A test requirements (method 5005)	1, 2, 3, 4**, 7***, 8***, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	2, 3, 7, 8

- 1/ \* PDA applies to subgroups 1, 7, and 9.
- <u>2</u>/ \*\* See 4.3.1d.
- 3/ \*\*\* See 4.3.1e.
- $\frac{1}{4}$  Any subgroups at the same temperature may be combined using a multifunctional tester.
- 5/ For all electrical tests, the device shall be programmed to the pattern specified.

# 4. VERIFICATION

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test (method 1015 of MIL-STD-883).
  - (1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or procuring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}C$ , minimum.

b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87529
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 10

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

## 4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. All devices selected for testing shall be programmed with a checkerboard pattern, or equivalent. After completion of all testing, the devices shall be erased and verified except devices being submitted to groups B, C, and D testing.
- d. Subgroup 4 (C<sub>IN</sub> and C<sub>OUT</sub> measurements) shall be measured only for the initial test and after process or design changes which may affect capacitance. Sample size is 5 devices with no failures, and all input and output terminals tested.
- e. As a minimum, subgroups 7 and 8 shall consist of verifying the EPROM pattern specified.

#### 4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
- (1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or procuring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
- (2)  $T_A = +125^{\circ}C$ , minimum.
- (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883
- c. All devices submitted for testing shall be programmed with a checkerboard pattern, or equivalent. After completion of all testing, the devices shall be erased and verified.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.

6.4 <u>Record of users</u>. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.

6.5 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.

6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103 and QML-38535. The vendors listed in MIL-HDBK-103 and QML-38535 have agreed to this drawing and a certificate of compliance (see 3.7 herein) has been submitted to and accepted by DLA Land and Maritime-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87529
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	11

#### STANDARD MICROCIRCUIT DRAWING BULLETIN

## DATE: 15-01-20

Approved sources of supply for SMD 5962-87529 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revisions of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at http://www.landandmaritime.dla.mil/Programs/Smcr/.

Standard microcircuit 1/	Vendor CAGE	Vendor similar PIN 2/
drawing PIN	number	
5962-8752901LA	<u>3</u> /	CY7C245-45WMB
	0C7V7	QP7C245A-45WMB
	0C7V7	WS57C45-45TMB
5962-8752901KA	<u>3</u> /	CY7C245-45TMB
	0C7V7	QP7C245A-45TMB
	0C7V7	WS57C45-45FMB
5962-87529013A	0C7V7	QP7C245A-45QMB
	0C7V7	WS57C45-45CMB
5962-87529013C	<u>3</u> /	CY7C245-45QMB
	0C7V7	QP7C245A-45QMB
	0C7V7	WS57C45-45CMB
5962-8752902LA	<u>3</u> /	CY7C245-35WMB
	0C7V7	QP7C245A-35WMB
	0C7V7	WS57C45-35TMB
5962-8752902KA	<u>3</u> /	CY7C245-35TMB
	0C7V7	QP7C245A-35TMB
	0C7V7	WS57C45-35FMB
5962-87529023A	0C7V7	QP7C245A-35QMB
	0C7V7	WS57C45-35CMB
5962-87529023C	<u>3</u> /	CY7C245-35QMB
	0C7V7	QP7C245A-35QMB
	0C7V7	WS57C45-35CMB

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- $\underline{3}$ / No longer available from an approved source.

Vendor CAGE number Vendor name and address

e2v, Inc. dba QP Semiconductor, Inc. 765 Sycamore Drive Milpitas, CA 95035

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

0C7V7