
|  |  |  |                 |                          |   |  |   |                  |         | ONS                   |           |  |                              |  |   |                               |                                 |                          |           |         |
|--|--|--|-----------------|--------------------------|---|--|---|------------------|---------|-----------------------|-----------|--|------------------------------|--|---|-------------------------------|---------------------------------|--------------------------|-----------|---------|
| LTR  |  |  |                 |                          | [   | DESCR  |   | N                |         |                       |           |  | DATE (YR-MO-DA)              |  |   | DA)                           | APPROVED                        |                          |           |         |
| A  | Correct $I_{OL}$ for $V_{CC} = 3.0$ V dc and 3.6 V dc in section 1.4. Add vendor CA F8859. Add case outline X. Add device type 02. Add table III, delta limit Update the boilerplate to remove classes B and S criteria and to reflect the changes in accordance with MIL-PRF-38535 requirements. Editorial charthroughout - jak |  |                 |                          |   |  | a limits  | з.<br>Э          |         |                       |           | Thor                                       | Thomas M. Hess               |  |   |                               |                                 |                          |           |         |
| В  | Upda   | te boile                                   | erplate         | to curr                  | ent req   | uireme   | nts of N  | ИIL-PR           | F-3853  | 35 jak                |           |  |                              | 10-0   | )4-01   |                               | Thor                            | nas M.                   | Hess      |         |
| С  | Add v<br>MIL-F   | vendor<br>PRF-38                           | CAGE<br>8535 re | 3V146<br>quirem          | . Upda<br>ents  | ate boil<br>LTG                                  | erplate   | paragr           | aphs to | o the cu              | irrent    |  |                              | 17-1   | 1-29  |                               | Thor                            | nas M.                   | Hess      |         |
|  |  |  |                 |                          |   |  |   |                  |         |                       |           |  |                              |  |   |                               |                                 |                          |           |         |
|  |  |  |                 |                          |   |  |   |                  |         |                       |           |  |                              |  |   |                               |                                 |                          |           |         |
| REV  |  |  |                 |                          |   |  |   |                  |         | I                     |           |  |                              |  |   |                               |                                 |                          |           |         |
| REV  |  |  |                 |                          |   |  |   |                  |         |                       |           |  |                              |  |   |                               |                                 |                          |           |         |
|  | c  |  |                 |                          |   |  |   |                  |         |                       |           |  |                              |  |   |                               |                                 |                          |           |         |
| SHEET  | C<br>15  |  |                 |                          |   |  |   |                  |         |                       |           |  |                              |  |   |                               |                                 |                          |           |         |
| SHEET<br>REV   | 15   |  |                 | REV                      |   |  | C   | C                | C       | C                     | C         | C  | C                            | C  | C   | C                             | C                               | C                        |           |         |
| SHEET<br>REV<br>SHEET  | 15   |  |                 | REV                      |   |  | C<br>1  | C<br>2           | C<br>3  | C<br>4                | C<br>5    | C<br>6                                     | C<br>7                       | C<br>8                                       | C<br>9  | C<br>10                       | C<br>11                         | C<br>12                  | C<br>13   | C<br>14 |
| SHEET<br>REV<br>SHEET<br>REV STATUS<br>OF SHEETS<br>PMIC N/A<br>STA  | 15<br>NDAF   |  |                 | SHE<br>PRE               | ET<br>PARED<br>La                                       | arry T.<br>BY                                    | 1<br>Gaud   | 2<br>er          | -       | -                     | _         | 6<br>C(                                    | 7<br>DLA<br>DLUN             | -  | 9<br>AND<br>OHIO  | 10<br>MAF<br>D 432            | 11<br>RITIM<br>218-3            | 12<br>E<br>990           | 13        | -       |
| SHEET<br>REV<br>SHEET<br>REV STATUS<br>OF SHEETS<br>PMIC N/A<br>STA<br>MICRO<br>DR.<br>THIS DRAWI<br>FOR L | NDAF<br>DCIRC<br>AWIN<br>JSE BY J<br>RTMEN<br>NCIES (  | CUIT<br>G<br>VAILAI<br>ALL<br>TS<br>DF THE | =               | SHE<br>PRE<br>CHE<br>APP | ET<br>PAREE<br>La<br>CKED<br>The<br>ROVEE<br>Mo<br>WING | arry T.<br>BY<br>omas<br>D BY<br>nica L<br>APPR( | 1<br>Gaud<br>J. Ricc<br>. Poell<br>DVAL D<br>6-03 | 2<br>er<br>siuti | -       | 4<br>MIC<br>NIN<br>MO | 5<br>CROC | 6<br>CC<br>http:<br>CIRCI<br>T PA<br>ITHIC | 7<br>DLA  <br>DLUN<br>://www | 8<br>IBUS,<br>w.dla.<br>DIGIT<br>GEN<br>ICON | 9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9 | 10<br>D MAF<br>D 432<br>andar | 11<br>RITIMI<br>218-39<br>ndmai | 12<br>E<br>990<br>ritime | 13<br>0S, |         |

# 1. SCOPE

1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device class Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.

1.2 <u>PIN</u>. The PIN is as shown in the following example:



1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

| Device type | Generic number | Circuit function               |  |  |
|-------------|----------------|--------------------------------|--|--|
| 01          | 54AC280        | 9-bit parity generator/checker |  |  |
| 02          | 54AC280        | 9-bit parity generator/checker |  |  |

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

| Device class | Device requirements documentation   |
|--------------|---|
| Μ            | Vendor self-certification to the requirements for MIL-STD-883 compliant, non-<br>JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A |
| Q or V       | Certification and qualification to MIL-PRF-38535  |

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

| Outline letter | Descriptive designator | Terminals | Package style                |
|----------------|------------------------|-----------|------------------------------|
| С              | GDIP1-T14 or CDIP2-T14 | 14        | Dual-in-line                 |
| D              | GDFP1-F14 or CDFP2-F14 | 14        | Flat pack                    |
| Х              | CDFP3-F14              | 14        | Flat pack                    |
| 2              | CQCC1-N20              | 20        | Square leadless chip carrier |

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

| STANDARD<br>MICROCIRCUIT DRAWING                   | SIZE<br>A |                     | 5962-92201 |
|--|-----------|---------------------|------------|
| DLA LAND AND MARITIME<br>COLUMBUS, OHIO 43218-3990 |           | REVISION LEVEL<br>C | SHEET 2    |

# 1.3 Absolute maximum ratings. 1/2/3/

| Supply voltage range (V <sub>CC</sub> )<br>DC input voltage range (V <sub>IN</sub> ) |                  |
|--|------------------|
| DC output voltage range (V <sub>OUT</sub> )  |                  |
| DC Input diode current ( $I_{IK}$ ) ( $V_{IN}$ = -0.5 V and $V_{CC}$ + 0.5 V)        |                  |
| DC Input diode current (Iok) (Vout = -0.5 V and Vcc + 0.5 V)                         | ±20 mA           |
| DC output current (Iout) (per output pin)  | ±50 mA           |
| DC V <sub>CC</sub> or GND current (I <sub>CC</sub> , I <sub>GND</sub> ) (per pin)    | ±100 mA          |
| Storage temperature range (Tstg)   | 65°C to +150°C   |
| Maximum power dissipation (P <sub>D</sub> )  | 500 mW           |
| Lead temperature (soldering, 10 seconds)   | +300°C           |
| Thermal resistance, junction-to-case (θJc)   | See MIL-STD-1835 |
| Junction temperature (T <sub>J</sub> )   | +175°C           |
| Case operating temperature range (Tc)  | 55°C to +125°C   |

#### 1.4 Recommended operating conditions. 2/ 3/ 4/

| Supply voltage range (V <sub>CC</sub> )<br>Input voltage range (V <sub>IN</sub> )<br>Output voltage range (V <sub>OUT</sub> )                                 | . +0.0 V dc to V <sub>CC</sub> |
|---|--------------------------------|
| Maximum Low level input voltage (V <sub>IL</sub> ):<br>V <sub>CC</sub> = $3.0 \text{ V dc}$   | . 0.90 V dc                    |
| $V_{CC} = 4.5 \text{ V dc}$   | . 1.35 V dc                    |
| $V_{CC} = 5.5 \text{ V dc}$   | . 1.65 V dc                    |
| Minimum High level input voltage (Vн):  |                                |
| Vcc = 3.0 V dc  | . 2.10 V dc                    |
| $V_{CC} = 4.5 \text{ V dc}$   | . 3.15 V dc                    |
| V <sub>CC</sub> = 5.5 V dc  | . 3.85 V dc                    |
| Case operating temperature range (T <sub>c</sub> )  | 55°C to +125°C                 |
| Input edge rate ( $\Delta V/\Delta t$ ) maximum (V <sub>IN</sub> from 30% to 70% of V <sub>CC</sub> )<br>Maximum low level output current (I <sub>OL</sub> ): |                                |
| V <sub>CC</sub> = 3.0 V dc and 3.6 V dc   | . +12 mA                       |
| $V_{CC}$ = 4.5 V dc and 5.5 V dc  | . +24 mA                       |
| Maximum high level output current (Іон):  |                                |
| V <sub>CC</sub> = 3.0 V dc and 3.6 V dc   | 12 mA                          |
| V <sub>CC</sub> = 4.5 V dc and 5.5 V dc   | 24 mA                          |

<u>1</u>/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. The maximum junction temperature may be exceeded for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

- 2/ Unless otherwise noted, all voltages are referenced to GND.
- 3/ The limits for the parameters specified herein shall apply over the full specified V<sub>CC</sub> range and case temperature range of -55°C to +125°C.
- <u>4</u>/ Operation from 2.0 V dc to 3.0 V dc is provided for compatibility with data retention and battery backup systems. Data retention implies no input transitions and no stored data loss with the following conditions:  $V_{IH} \ge 70$  percent of  $V_{CC}$ ,  $V_{IL} \le 30$  percent of  $V_{CC}$ ,  $V_{OH} \ge 70$  percent of  $V_{CC}$  at  $-20 \ \mu$ A,  $V_{OL} \le 30$  percent of  $V_{CC}$  at  $20 \ \mu$ A.

| STANDARD<br>MICROCIRCUIT DRAWING | SIZE<br>A |                | 5962-92201 |
|----------------------------------|-----------|----------------|------------|
| DLA LAND AND MARITIME            |           | REVISION LEVEL | SHEET      |
| COLUMBUS, OHIO 43218-3990        |           | C              | 3          |

## 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

# DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

## DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

## DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <u>http://quicksearch.dla.mil</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094).

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents cited in the solicitation or contract.

# JEDEC - SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JESD20 - Standard for Description of 54/74ACXXXXX and 54/74ACTXXXXX Advanced High-Speed CMOS Devices.

#### JEDEC JESD 78 - IC Latch-Up Test

(Copies of these documents are available online at http://www.jedec.org/ or from JEDEC – Solid State Technology Association, 3103 North 10th Street, Suite 240–S, Arlington, VA 22201).

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

## 3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 as specified herein, or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 2.

| STANDARD<br>MICROCIRCUIT DRAWING | SIZE<br>A |                | 5962-92201 |
|----------------------------------|-----------|----------------|------------|
| DLA LAND AND MARITIME            |           | REVISION LEVEL | SHEET      |
| COLUMBUS, OHIO 43218-3990        |           | C              | 4          |

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DLA Land and Maritime-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.

3.9 <u>Verification and review for device class M</u>. For device class M, DLA Land and Maritime, DLA Land and Maritime's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 39 (see MIL-PRF-38535, appendix A).

| STANDARD<br>MICROCIRCUIT DRAWING | SIZE<br>A |                | 5962-92201 |
|----------------------------------|-----------|----------------|------------|
| DLA LAND AND MARITIME            |           | REVISION LEVEL | SHEET      |
| COLUMBUS, OHIO 43218-3990        |           | C              | 5          |

| Test and                                | Symbol                         | Test conditions <u>2</u> /  | Device                                    | Vcc   | Group A   | Limi | its <u>4</u> / | Uni |
|---|--------------------------------|---|---|-------|-----------|------|----------------|-----|
| MIL-STD-883<br>test method <u>1</u> /   |                                | $\begin{array}{c} -55^\circ C \leq T_C \leq +125^\circ C \\ +3.0 \ V \leq V_{CC} \leq +5.5 \ V \\ \text{unless otherwise specified} \end{array}$                          | type <u>3</u> /<br>and<br>device<br>class |       | subgroups | Min  | Max            |     |
| Positive input<br>clamp voltage<br>3022 | V <sub>IC+</sub>               | For input under test, I <sub>IN</sub> = 1.0 mA  | All<br>Q, V                               | 0.0 V | 1         | 0.4  | 1.5            | V   |
| Negative input<br>clamp voltage<br>3022 | Vic-                           | For input under test, $I_{IN} = -1.0 \text{ mA}$  | All<br>Q, V                               | Open  | 1         | -0.4 | -1.5           | V   |
| High level output<br>voltage<br>3006    | V <sub>OH1</sub>               | For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 2.10$ V or $V_{IL} = 0.90$ V<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OH} = -50 \ \mu A$ | All<br>All                                | 3.0 V | 1, 2, 3   | 2.90 |                | V   |
|   | V <sub>OH2</sub>               | For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.15$ V or $V_{IL} = 1.35$ V<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OH} = -50 \ \mu A$ | All<br>All                                | 4.5 V |           | 4.40 |                |     |
|   | V <sub>OH3</sub>               | For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.85$ V or $V_{IL} = 1.65$ V<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OH} = -50 \ \mu A$ | All<br>All                                | 5.5 V |           | 5.40 |                |     |
|   | V <sub>OH4</sub>               | For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 2.10$ V or $V_{IL} = 0.90$ V<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OH} = -4.0$ mA     | All<br>All                                | 3.0 V |           | 2.40 |                |     |
|   | V <sub>OH5</sub>               | For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.15$ V or $V_{IL} = 1.35$ V<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OH} = -24$ mA      | All<br>All                                | 4.5 V |           | 3.70 |                |     |
|   | Voh6                           | For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.85$ V or $V_{IL} = 1.65$ V<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OH} = -24$ mA      | All<br>All                                | 5.5 V | 1, 2, 3   | 4.70 |                |     |
|   | V <sub>ОН7</sub><br><u>5</u> / | For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.85$ V or $V_{IL} = 1.65$ V<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OH} = -50$ mA      | All<br>All                                | 5.5 V | 1, 2, 3   | 3.85 |                | V   |
| Low level output<br>voltage<br>3007     | V <sub>OL1</sub>               | For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 2.10$ V or $V_{IL} = 0.90$ V<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 50 \ \mu A$  | All<br>All                                | 3.0 V | 1, 2, 3   |      | 0.1            |     |
|   | V <sub>OL2</sub>               | For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.15$ V or $V_{IL} = 1.35$ V<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 50 \ \mu A$  | All<br>All                                | 4.5 V | 1, 2, 3   |      | 0.1            |     |
|   | Vol3                           | For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.85$ V or $V_{IL} = 1.65$ V<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 50 \ \mu A$  | All<br>All                                | 5.5 V | 1, 2, 3   |      | 0.1            |     |

See footnotes at end of table.

| STANDARD<br>MICROCIRCUIT DRAWING                   | SIZE<br>A |                     | 5962-92201 |
|--|-----------|---------------------|------------|
| DLA LAND AND MARITIME<br>COLUMBUS, OHIO 43218-3990 |           | REVISION LEVEL<br>C | SHEET 6    |

| Test and<br>MIL-STD-883<br>test method 1/ Symbol   Low level output<br>voltage<br>3007 VoL4   Volt3 VoL5   VoL6 VoL6   VoL7 5/   Input leakage<br>current high<br>3010 IIH | Test conditions $\underline{2}/$<br>-55°C $\leq T_C \leq +125°C$<br>$+3.0 V \leq V_{CC} \leq +5.5 V$<br>unless otherwise specifiedFor all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 2.10 V$ or $V_{IL} = 0.90 V$ For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 12 \text{ mA}$ For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.15 V$ or $V_{IL} = 1.35 V$ For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 24 \text{ mA}$ For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.85 V$ or $V_{IL} = 1.65 V$ For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 24 \text{ mA}$ For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.85 V$ or $V_{IL} = 1.65 V$ For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.85 V$ or $V_{IL} = 1.65 V$ For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.85 V$ or $V_{IL} = 1.65 V$ For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.85 V$ or $V_{IL} = 1.65 V$ For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 50 \text{ mA}$ For input under test, $V_{IN} = V_{CC}$ For all other inputs, $V_{IN} = V_{CC}$ For all other inputs, $V_{IN} = V_{CC}$ For all other inputs, $V_{IN} = V_{CC}$ | type <u>3</u> /<br>and<br>device<br>class<br>All<br>Q, V<br>All<br>M<br>All<br>Q, V<br>All<br>M<br>All<br>M<br>All<br>All<br>All<br>All<br>All | Vcc<br>3.0 V<br>4.5 V<br>5.5 V<br>5.5 V | Group A<br>subgroups<br>1, 3<br>2<br>1<br>2, 3<br>1, 3<br>2<br>1<br>2, 3<br>1, 3<br>2<br>1<br>1, 3<br>2<br>1<br>2, 3<br>1, 3<br>2<br>1<br>2, 3<br>1, 2, 3 | Min | its <u>4</u> /     Max     0.4     0.5     0.4     0.5     0.4     0.5     0.4     0.5     0.4     0.5     0.4     0.5     0.4     0.5     0.4     0.5     0.4     0.5     0.4     0.5     0.4     0.5     0.4     0.5     0.4     0.5     0.4     0.5     0.4     0.5     0.4     0.5 |          |
|--|--|--|---|---|-----|--|----------|
| Voltage<br>3007<br>VoL5<br>VoL5<br>VoL6<br>VoL7<br><u>5</u> /<br>Input leakage<br>current high   | test, $V_{IN} = V_{IH} = 2.10$ V or $V_{IL} = 0.90$ V<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 12$ mA<br>For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.15$ V or $V_{IL} = 1.35$ V<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 24$ mA<br>For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.85$ V or $V_{IL} = 1.65$ V<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 24$ mA<br>For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.85$ V or $V_{IL} = 1.65$ V<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 24$ mA<br>For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.85$ V or $V_{IL} = 1.65$ V<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 50$ mA<br>For input under test, $V_{IN} = V_{CC}$  | Q, V<br>AII<br>M<br>AII<br>Q, V<br>AII<br>Q, V<br>AII<br>Q, V<br>AII<br>M<br>AII<br>AII<br>AII   | 4.5 V<br>5.5 V                          | 2<br>1<br>2,3<br>1,3<br>2<br>1<br>2,3<br>1,3<br>2<br>1,3<br>2<br>1<br>2,3   |     | 0.5<br>0.4<br>0.5<br>0.4<br>0.5<br>0.4<br>0.5<br>0.4<br>0.5<br>0.4<br>0.5<br>0.4<br>0.5  |          |
| 3007<br>VoL5<br>VoL5<br>VoL6<br>VoL7<br><u>5</u> /<br>приt leakage<br>current high   | For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 12 \text{ mA}$<br>For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.15 \text{ V}$ or $V_{IL} = 1.35 \text{ V}$<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 24 \text{ mA}$<br>For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.85 \text{ V}$ or $V_{IL} = 1.65 \text{ V}$<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 24 \text{ mA}$<br>For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.85 \text{ V}$ or $V_{IL} = 1.65 \text{ V}$<br>For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.85 \text{ V}$ or $V_{IL} = 1.65 \text{ V}$<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 50 \text{ mA}$<br>For input under test, $V_{IN} = V_{CC}$  | AII<br>M<br>AII<br>Q, V<br>AII<br>M<br>AII<br>Q, V<br>AII<br>M<br>AII<br>AII<br>AII  | 5.5 V                                   | 1<br>2, 3<br>1, 3<br>2<br>1<br>2, 3<br>1, 3<br>2<br>1, 3<br>2<br>1<br>2, 3  |     | 0.4<br>0.5<br>0.4<br>0.5<br>0.4<br>0.5<br>0.4<br>0.5<br>0.4<br>0.5<br>0.4<br>0.5   |          |
| VoL5<br>VoL5<br>VoL6<br>VoL7<br><u>5</u> /   | $\begin{split} & I_{OL} = 12 \ mA \\ & For \ all \ inputs \ affecting \ output \ under \\ & test, \ V_{IN} = V_{IH} = 3.15 \ V \ or \ V_{IL} = 1.35 \ V \\ & For \ all \ other \ inputs \ V_{IN} = V_{CC} \ or \ GND \\ & I_{OL} = 24 \ mA \\ & For \ all \ inputs \ affecting \ output \ under \\ & test, \ V_{IN} = V_{IH} = 3.85 \ V \ or \ V_{IL} = 1.65 \ V \\ & For \ all \ other \ inputs \ V_{IN} = V_{CC} \ or \ GND \\ & I_{OL} = 24 \ mA \\ & For \ all \ other \ inputs \ affecting \ output \ under \\ & test, \ V_{IN} = V_{IH} = 3.85 \ V \ or \ V_{IL} = 1.65 \ V \\ & For \ all \ other \ inputs \ affecting \ output \ under \\ & test, \ V_{IN} = V_{IH} = 3.85 \ V \ or \ V_{IL} = 1.65 \ V \\ & For \ all \ other \ inputs \ V_{IN} = V_{CC} \ or \ GND \\ & I_{OL} = 50 \ mA \\ & For \ input \ under \ test, \ V_{IN} = V_{CC} \end{split}$   | M<br>All<br>Q, V<br>All<br>M<br>All<br>Q, V<br>All<br>All<br>All<br>All  | 5.5 V                                   | 2, 3<br>1, 3<br>2<br>1<br>2, 3<br>1, 3<br>2<br>1<br>2, 3  |     | 0.5<br>0.4<br>0.5<br>0.4<br>0.5<br>0.4<br>0.5<br>0.4<br>0.5<br>0.4   | -        |
| VoL6<br>VoL7<br><u>5</u> /<br>nput leakage IIн   | test, $V_{IN} = V_{IH} = 3.15$ V or $V_{IL} = 1.35$ V<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 24$ mA<br>For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.85$ V or $V_{IL} = 1.65$ V<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 24$ mA<br>For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.85$ V or $V_{IL} = 1.65$ V<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 50$ mA<br>For input under test, $V_{IN} = V_{CC}$  | AII<br>Q, V<br>AII<br>M<br>AII<br>Q, V<br>AII<br>M<br>AII<br>AII<br>AII  | 5.5 V                                   | 1, 3<br>2<br>1<br>2, 3<br>1, 3<br>2<br>1<br>2, 3  |     | 0.4<br>0.5<br>0.4<br>0.5<br>0.4<br>0.5<br>0.4<br>0.5<br>0.4<br>0.5   |          |
| VoL6<br>VoL7<br><u>5</u> /<br>nput leakage IIн<br>current high   | test, $V_{IN} = V_{IH} = 3.15$ V or $V_{IL} = 1.35$ V<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 24$ mA<br>For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.85$ V or $V_{IL} = 1.65$ V<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 24$ mA<br>For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.85$ V or $V_{IL} = 1.65$ V<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 50$ mA<br>For input under test, $V_{IN} = V_{CC}$  | Q, V<br>AII<br>M<br>AII<br>Q, V<br>AII<br>AII<br>AII   | 5.5 V                                   | 2<br>1<br>2, 3<br>1, 3<br>2<br>1<br>2, 3  |     | 0.5<br>0.4<br>0.5<br>0.4<br>0.5<br>0.4<br>0.5<br>0.4<br>0.5  |          |
| риt leakage Iн<br>current high   | For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 24 \text{ mA}$<br>For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.85 \text{ V}$ or $V_{IL} = 1.65 \text{ V}$<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 24 \text{ mA}$<br>For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.85 \text{ V}$ or $V_{IL} = 1.65 \text{ V}$<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 50 \text{ mA}$<br>For input under test, $V_{IN} = V_{CC}$   | AII<br>M<br>AII<br>Q, V<br>AII<br>M<br>AII<br>AII  |   | 1<br>2, 3<br>1, 3<br>2<br>1<br>2, 3   |     | 0.4<br>0.5<br>0.4<br>0.5<br>0.4<br>0.5   | -        |
| риt leakage Iн<br>current high   | For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.85$ V or $V_{IL} = 1.65$ V<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 24$ mA<br>For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.85$ V or $V_{IL} = 1.65$ V<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 50$ mA<br>For input under test, $V_{IN} = V_{CC}$  | M<br>All<br>Q, V<br>All<br>M<br>All<br>All   |   | 2, 3<br>1, 3<br>2<br>1<br>2, 3  |     | 0.5<br>0.4<br>0.5<br>0.4<br>0.5  | -        |
| рриt leakage Iн<br>current high  | test, $V_{IN} = V_{IH} = 3.85$ V or $V_{IL} = 1.65$ V<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 24$ mA<br>For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.85$ V or $V_{IL} = 1.65$ V<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 50$ mA<br>For input under test, $V_{IN} = V_{CC}$   | All<br>Q, V<br>All<br>M<br>All<br>All  |   | 1, 3<br>2<br>1<br>2, 3  |     | 0.4<br>0.5<br>0.4<br>0.5   | -        |
| рриt leakage Iн<br>current high  | test, $V_{IN} = V_{IH} = 3.85$ V or $V_{IL} = 1.65$ V<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 24$ mA<br>For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.85$ V or $V_{IL} = 1.65$ V<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 50$ mA<br>For input under test, $V_{IN} = V_{CC}$   | Q, V<br>All<br>M<br>All<br>All   |   | 2<br>1<br>2, 3  |     | 0.5<br>0.4<br>0.5  | -        |
| приt leakage I <sub>IH</sub>   | For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 24 \text{ mA}$<br>For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.85 \text{ V}$ or $V_{IL} = 1.65 \text{ V}$<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 50 \text{ mA}$<br>For input under test, $V_{IN} = V_{CC}$  | All<br>M<br>All<br>All   | 5.5 V                                   | 1<br>2, 3   |     | 0.4<br>0.5   | -        |
| nput leakage I <sub>IH</sub><br>current high   | For all inputs affecting output under<br>test, $V_{IN} = V_{IH} = 3.85$ V or $V_{IL} = 1.65$ V<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 50$ mA<br>For input under test, $V_{IN} = V_{CC}$   | M<br>All<br>All  | 5.5 V                                   | 2, 3  |     | 0.5  | -        |
| nput leakage I <sub>IH</sub><br>current high   | test, $V_{IN} = V_{IH} = 3.85$ V or $V_{IL} = 1.65$ V<br>For all other inputs $V_{IN} = V_{CC}$ or GND<br>$I_{OL} = 50$ mA<br>For input under test, $V_{IN} = V_{CC}$  | All<br>All   | 5.5 V                                   |   |     |  | 1        |
| current high   | For input under test, $V_{IN} = V_{CC}$  | All  |   |   |     |  |          |
| current high   |  |  | 5.5 V                                   | 1   |     | 0.1  | μ        |
| 3010   | For all other inputs, $V_{IN} = V_{CC}$ or GND   | Q, V   |   | 2   |     | 1.0  | 1.       |
|  |  | All  | 5.5 V                                   | 1   |     | 0.1  | 1        |
|  |  | М  |   | 2, 3  |     | 1.0  |          |
| nput leakage l <sub>iL</sub>   | For input under test, V <sub>IN</sub> = GND  | All  | 5.5 V                                   | 1   |     | -0.1   | μ        |
| current low<br>3009  | For all other inputs, $V_{IN} = V_{CC}$ or GND   | Q, V   |   | 2   |     | -1.0   |          |
| 0000   |  | All  | 5.5 V                                   | 1   |     | -0.1   |          |
|  | ļ  | М  |   | 2, 3  |     | -1.0   | <u> </u> |
| Input capacitance C <sub>IN</sub><br>3012  | T <sub>c</sub> = +25°C<br>See 4.4.1c   | All<br>All   | GND                                     | 4   |     | 10   | p        |
| Power dissipation C <sub>PD</sub> capacitance <u>6</u> /   | Tc = +25°C<br>See 4.4.1c   | All<br>All   | 5.0 V                                   | 4   |     | 95   | p        |
| Quiescent supply I <sub>CCH</sub>  | For all inputs, $V_{IN} = V_{CC}$ or GND   | All<br>Q, V  | 5.5 V                                   | 1   |     | 2.0  | μ        |
| high   |  |  | \/                                      | 2   |     | 40.0   | -        |
| 3005   |  | All<br>M   | 5.5 V                                   | 1   |     | 8.0  | -        |
|  |  |  | <b>F F \/</b>                           | 2, 3  |     | 160.0  | +        |
| Quiescent supply I <sub>CCL</sub>  | For all inputs, $V_{IN} = V_{CC}$ or GND   | All<br>Q, V  | 5.5 V                                   | 1 2   |     | 2.0<br>40.0  | μ        |
| low  |  |  | 5.5 V                                   | 2   |     |  | -        |
| 3005   |  | All<br>M   | 0.0 v                                   | 1<br>2, 3   |     | 8.0<br>160.0   | -        |

| STANDARD<br>MICROCIRCUIT DRAWING | SIZE<br>A |                | 5962-92201 |
|----------------------------------|-----------|----------------|------------|
| DLA LAND AND MARITIME            |           | REVISION LEVEL | SHEET      |
| COLUMBUS, OHIO 43218-3990        |           | C              | 7          |

|   |   | TABLE I. Electrical perform   | ance characteristic                       | <u>cs</u> - Conti | nued.       |            |               |      |
|---|---|---|---|-------------------|-------------|------------|---------------|------|
| Test and  | Symbol                                  | Test conditions 2/  | Device                                    | Vcc               | Group A     | Limi       | ts <u>4</u> / | Unit |
| MIL-STD-883<br>test method <u>1</u> /                 |   | $\begin{array}{l} -55^\circ C \leq T_C \leq +125^\circ C \\ +3.0 \ V \leq V_{CC} \leq +5.5 \ V \\ \text{unless otherwise specified} \end{array}$  | type<br>and <u>3</u> /<br>Device<br>class |                   | subgroups   | Min        | Max           |      |
| Latch-up<br>input/output<br>over-voltage              | lcc<br>(O/V1)<br><u>7</u> /             | $ \begin{array}{l} t_w \geq 100 \ \mu s, \ t_{cool} \geq t_w \\ 5 \ \mu s \leq t_r \leq 5 \ ms, \ 5 \ \mu s \leq t_f \leq 5 \ m \\ V_{test} = 6.0 \ V, \ V_{CCQ} = 5.5 \ V \\ V_{over} = 10.5 \ V \end{array} $   | s All<br>Q, V                             | 5.5 V             | 2           |            | 200           | mA   |
| Latch-up<br>input/output<br>positive over-<br>current | lcc<br>(O/I1+)<br><u>7</u> /            | $\begin{array}{l} t_w \geq 100 \ \mu s, \ t_{cool} \geq t_w \\ 5 \ \mu s \leq t_r \leq 5 \ ms, \ 5 \ \mu s \leq t_f \leq 5 \ m \\ V_{test} = 6.0 \ V, \ V_{CCQ} = 5.5 \ V \\ I_{trigger} = +120 \ mA \end{array}$ | s All<br>Q, V                             | 5.5 V             | 2           |            | 200           | mA   |
| Latch-up<br>input/output<br>negative over-<br>current | lcc<br>(O/I1-)<br><u>7</u> /            | $\begin{array}{l} t_w \geq 100 \ \mu s, \ t_{cool} \geq t_w \\ 5 \ \mu s \leq t_r \leq 5 \ ms, \ 5 \ \mu s \leq t_f \leq 5 \ m \\ V_{test} = 6.0 \ V, \ V_{CCQ} = 5.5 \ V \\ I_{trigger} = -120 \ mA \end{array}$ | s All<br>Q, V                             | 5.5 V             | 2           |            | 200           | mA   |
| Latch-up supply over-voltage                          | lcc<br>(O/V2)<br><u>7</u> /             | $\begin{array}{l} t_w \geq 100 \ \mu s, \ t_{cool} \geq t_w \\ 5 \ \mu s \leq t_r \leq 5 \ ms, \ 5 \ \mu s \leq t_f \leq 5 \ m \\ V_{test} = 6.0 \ V, \ V_{CCQ} = 5.5 \ V \\ V_{over} = 9.0 \ V \end{array}$      | s All<br>Q, V                             | 5.5 V             | 2           |            | 100           | mA   |
| Functional test                                       | <u>8</u> /                              | $V_{IN} = V_{IL} \text{ or } V_{IH}$  | All                                       | 3.0 V             | 7, 8        | L          | Н             |      |
| 3014  |   | Verify output V <sub>OUT</sub><br>See 4.4.1d  | All                                       | 4.5 V             | 7, 8        | L          | Н             |      |
| Propagation delay time, data to odd                   | t <sub>PLH1,</sub><br>t <sub>PHL1</sub> | $C_L = 50 \text{ pF} \text{ minimum}$<br>$R_L = 500\Omega$  | All<br>Q, V                               | 3 0 V             | 9, 11       | 1.0        | 17.0          | ns   |
| parity output,  |   |   |   | _                 | 10          | 1.0        | 20.0          |      |
|   |   |   | All<br>M                                  |                   | 9<br>10, 11 | 1.0<br>1.0 | 17.0<br>20.0  | ns   |
|   |   | All   | 4.5 V                                     | 9, 11             | 1.0         | 13.0       | ns            |      |
|   |   |   | Q, V                                      |                   | 10          | 1.0        | 14.5          |      |
|   |   |   | All<br>M                                  |                   | 9           | 1.0        | 13.0          | ns   |
|   |   |   |   |                   | 10, 11      | 1.0        | 14.5          |      |
| Propagation delay<br>time, data to even               | t <sub>PLH2,</sub><br>t <sub>PHL2</sub> | $C_L = 50 \text{ pF} \text{ minimum}$<br>$R_L = 500\Omega$  | All<br>Q, V                               | All 30V<br>Q, V   | 9, 11       | 1.0        | 17.0          | ns   |
| parity output,  | <u>9</u> /                              | See figure 4  | All                                       | _                 | 10<br>9     | 1.0<br>1.0 | 20.0<br>17.0  |      |
| In to ΣE<br>3003                                      |   |   | M   |                   | 9<br>10, 11 | 1.0        | 20.0          | ns   |
|   |   |   | All                                       | 4.5 V             | 9, 11       | 1.0        | 13.0          | ns   |
|   |   |   | Q, V                                      |                   | 10          | 1.0        | 14.5          |      |
|   |   |   | All<br>M                                  |                   | 9           | 1.0        | 13.0          | ns   |
|   |   |   | IVI                                       |                   | 10, 11      | 1.0        | 14.5          |      |
| See footnotes on n                                    | ext sheet.                              |   |   |                   |             |            |               |      |
| MICR  |   | DARD<br>T DRAWING   | SIZE<br><b>A</b>                          |                   |             |            | 5962-92       | 2201 |
| DLA LAND AND MARITIME<br>COLUMBUS, OHIO 43218-3990    |   |   | REVISIC                                   | N LEVEL<br>C      | SHI         | EET<br>8   |               |      |

TABLE I. Electrical performance characteristics - Continued.

- <u>1</u>/ For tests not listed in the referenced MIL-STD-883 [e.g. I<sub>CC</sub> (O/V1)], utilize the general test procedure of 883 under the conditions listed herein. All inputs and outputs shall be tested, as applicable, to the tests in table I herein.
- 2/ Each input/output, as applicable shall be tested at the specified temperature for the specified limits. Output terminals not designated shall be high level logic, low level logic, or open, except as follows:
  - a. V<sub>IC</sub> (pos) tests, the GND terminal can be open. T<sub>C</sub> = +25°C.
  - b.  $V_{IC}$  (neg) tests, the V<sub>CC</sub> terminal shall be open.  $T_C = +25^{\circ}C$ .
  - c. For all I<sub>CC</sub> tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- 3/ The word "All" in the device type and device class column, means limits for all device types and classes.
- <u>4</u>/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.
- 5/ Transmission driving tests are performed at V<sub>CC</sub> = 5.5 V with a 2 ms duration maximum. This test may be performed using V<sub>IN</sub> = V<sub>CC</sub> or GND. When V<sub>IN</sub> = V<sub>CC</sub> or GND is used, the test is guaranteed for V<sub>IN</sub> = V<sub>IH</sub> or V<sub>IL</sub>.
- 6/ Power dissipation capacitance (C<sub>PD</sub>) determines both the power consumption (P<sub>D</sub>) and current consumption (I<sub>s</sub>). where:

 $P_{D} = (C_{PD} + C_{L}) (V_{CC} \times V_{CC}) f + (I_{CC} \times V_{CC}).$ Is = (C\_{PD} + C\_{L}) V\_{CC}f + I\_{CC}.

f is the frequency of the input signal; CL is the external output load capacitance.

 $\underline{7}$  See EIA/JEDEC STD. No. 78 for electrically induced latch-up test methods and procedures. The values listed for I<sub>trigger</sub> and V<sub>over</sub> are to be accurate within ±5 percent.

- $\underline{8}$ / Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. Allowable tolerances per MIL-STD-883 for the input voltage levels may be incorporated. For outputs, L < 0.3V<sub>CC</sub> and H ≥ 0.7V<sub>CC</sub>.
- <u>9</u>/ AC limits at  $V_{CC} = 5.5$  V are equal to the limits at  $V_{CC} = 4.5$  V and guaranteed by testing at  $V_{CC} = 4.5$  V. AC limits at  $V_{CC} = 3.6$  V are equal to the limits at  $V_{CC} = 3.0$  V and guaranteed by testing at  $V_{CC} = 3.0$  V. Minimum propagation delay limits for  $V_{CC} = 5.5$  V and  $V_{CC} = 3.6$  V are 1.0 ns and guaranteed by guardbanding the  $V_{CC} = 4.5$  V and  $V_{CC} = 3.0$  V, respectively, minimum limits to 1.5 ns. For propagation delay tests, all paths must be tested.

| STANDARD<br>MICROCIRCUIT DRAWING | SIZE<br>A |                | 5962-92201 |
|----------------------------------|-----------|----------------|------------|
| DLA LAND AND MARITIME            |           | REVISION LEVEL | SHEET      |
| COLUMBUS, OHIO 43218-3990        |           | C              | 9          |

| Device types    |                 | All             |
|-----------------|-----------------|-----------------|
| Case Outlines   | C, D, X         | 2               |
| Terminal Number | Terminal Symbol | Terminal Symbol |
|                 |                 |                 |
| 1               | 16              | NC              |
| 2               | 17              | 16              |
| 3               | NC              | 17              |
| 4               | 18              | NC              |
| 5               | ΣΕ              | NC              |
| 6               | ΣΟ              | 18              |
| 7               | GND             | NC              |
| 8               | 10              | ΣΕ              |
| 9               | 11              | ΣΟ              |
| 10              | 12              | GND             |
| 11              | 13              | NC              |
| 12              | 14              | 10              |
| 13              | 15              | l1              |
| 14              | Vcc             | 12              |
| 15              |                 | NC              |
| 16              |                 | 13              |
| 17              |                 | NC              |
| 18              |                 | 14              |
| 19              |                 | 15              |
| 20              |                 | Vcc             |
|                 |                 |                 |

NC = No internal connection

| Pin description |                    |  |  |  |
|-----------------|--------------------|--|--|--|
| Terminal symbol | Description        |  |  |  |
| In (n = 0 to 8) | Data inputs        |  |  |  |
| ΣΟ              | Odd parity output  |  |  |  |
| ΣΕ              | Even parity output |  |  |  |


FIGURE 1. Terminal connections.


| STANDARD<br>MICROCIRCUIT DRAWING | SIZE<br>A |                | 5962-92201 |
|----------------------------------|-----------|----------------|------------|
| DLA LAND AND MARITIME            |           | REVISION LEVEL | SHEET      |
| COLUMBUS, OHIO 43218-3990        |           | C              | 10         |


| Inputs                            | Outputs |    |  |
|-----------------------------------|---------|----|--|
| Number of HIGH<br>inputs I0 to I8 | ΣΕ      | ΣΟ |  |
| 0, 2, 4, 6, 8                     | н       | L  |  |
| 1, 3, 5, 7, 9                     | L       | Н  |  |

H = High voltage level L = Low voltage level

# FIGURE 2. Truth table.







NOTES:

- 1.  $C_L = 50 \text{ pF}$  minimum or equivalent (includes jig and probe capacitance).
- 2.  $R_L = 500\Omega$  or equivalent.
- 3.  $R_T = 50\Omega$  or equivalent.
- 4. Input signal from pulse generator:  $V_{IN} = 0.0$  V to  $V_{CC}$ ; PRR  $\leq$  10 MHz;  $t_r \leq$  3.0 ns,  $t_f \leq$  3.0 ns;  $t_r$  and  $t_f$  shall be measured from 10% to 90% of  $V_{CC}$  and 90% to 10% of  $V_{CC}$ , respectively.
- 5. Timing parameters shall be tested at a minimum input frequency of 1 MHz.
- 6. The outputs are measured one at a time with one transition per measurement.

FIGURE 4. Switching waveforms and test circuit.

| STANDARD<br>MICROCIRCUIT DRAWING | SIZE<br>A |                | 5962-92201 |
|----------------------------------|-----------|----------------|------------|
| DLA LAND AND MARITIME            |           | REVISION LEVEL | SHEET      |
| COLUMBUS, OHIO 43218-3990        |           | C              | 12         |

# 4. VERIFICATION

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

# 4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
  - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}C$ , minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein.

# 4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections, and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

## 4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Latch-up tests are required for device classes Q and V. These tests shall be performed only for initial qualification and after process or design changes that may affect the performance of the device. Latch-up tests shall be considered destructive. For latch-up tests, test all applicable pins on five devices with zero failures.
- c. C<sub>IN</sub> and C<sub>PD</sub> shall be measured only for initial qualification and after process or design changes which may affect capacitance. C<sub>IN</sub> shall be measured between the designated terminal and GND at a frequency of 1 MHz. C<sub>PD</sub> shall be tested in accordance with the latest revision of JESD20 and table I herein. For C<sub>IN</sub> and C<sub>PD</sub>, test all applicable pins on five devices with zero failures.
- d. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.

| STANDARD<br>MICROCIRCUIT DRAWING | SIZE<br>A |                | 5962-92201 |
|----------------------------------|-----------|----------------|------------|
| DLA LAND AND MARITIME            |           | REVISION LEVEL | SHEET      |
| COLUMBUS, OHIO 43218-3990        |           | C              | 13         |

| TABLE II. Electrical test requirements.           |   |   |   |  |  |  |
|---|---|---|---|--|--|--|
| Test requirements                                 | Subgroups<br>(in accordance with<br>MIL-STD-883,<br>method 5005, table I) | Subgroups<br>(in accordance with<br>MIL-PRF-38535, table III) |   |  |  |  |
|   | Device<br>class M   | Device<br>class Q   | Device<br>class V                         |  |  |  |
| Interim electrical parameters (see 4.2)           |   |   | 1   |  |  |  |
| Final electrical parameters (see 4.2)             | <u>1</u> / 1, 2, 3, 7,<br>8, 9, 10, 11                                    | <u>1</u> / 1, 2, 3, 7,<br>8, 9, 10, 11                        | <u>2/ 3</u> / 1, 2, 3, 7,<br>8, 9, 10, 11 |  |  |  |
| Group A test<br>requirements (see 4.4)            | 1, 2, 3, 4, 7,<br>8, 9, 10, 11  | 1, 2, 3, 4, 7,<br>8, 9, 10, 11                                | 1, 2, 3, 4, 7,<br>8, 9, 10, 11            |  |  |  |
| Group C end-point electrical parameters (see 4.4) | 1, 2, 3   | 1, 2, 3   | <u>3</u> / 1, 2, 3, 7,8,<br>9, 10, 11     |  |  |  |
| Group D end-point electrical parameters (see 4.4) | 1, 2, 3   | 1, 2, 3   | 1, 2, 3                                   |  |  |  |
| Group E end-point electrical parameters (see 4.4) | 1, 7, 9   | 1, 7, 9   | 1, 7, 9                                   |  |  |  |

1/ PDA applies to subgroup 1.

2/ PDA applies to subgroups 1, 7, and deltas. 3/ Delta limits, as specified in table III, shall be required where specified, and the delta limits shall be completed with reference to the zero hour electrical parameters.

| Parameter <u>1</u> /   | Symbol          | Device types | Delta Limits       |
|--|-----------------|--------------|--------------------|
| Supply current   | Іссн, Ісс∟      | 01           | ±100 nA <u>2</u> / |
|  |                 | 02           | ±300 nA            |
| Supply current delta   | Δlcc            | 02           | ±0.4 mA            |
| Input current low level  | lıL             | 02           | ±20 nA             |
| Input current high level   | Іін             | 02           | ±20 nA             |
| Output voltage low level $(V_{CC} = 5.5 \text{ V}, I_{OL} = +24 \text{ mA})$       | Vol             | 02           | ±0.04 V            |
| Output voltage high level ( $V_{CC} = 5.5 \text{ V}$ , $I_{OH} = -24 \text{ mA}$ ) | V <sub>OH</sub> | 02           | ±0.20 V            |

TABLE III. Burn-in and operating life test delta parameters (+25°C).

These parameters shall be recorded before and after the required burn-in and 1/ life tests to determine delta limits.

2/ The limit may not be production tested.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
- b.  $T_A = +125^{\circ}C$ , minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

| STANDARD<br>MICROCIRCUIT DRAWING<br>DLA LAND AND MARITIME<br>COLUMBUS, OHIO 43218-3990 | SIZE<br>A |                     | 5962-92201  |
|--|-----------|---------------------|-------------|
|  |           | REVISION LEVEL<br>C | SHEET<br>14 |

4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table II herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.

4.5 <u>Methods of inspection</u>. Methods of inspection shall be specified as follows:

4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.

6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in MIL-HDBK-103 and QML-38535. The vendors listed in MIL-HDBK-103 and QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime-VA.

| STANDARD<br>MICROCIRCUIT DRAWING | SIZE<br>A |                | 5962-92201 |
|----------------------------------|-----------|----------------|------------|
| DLA LAND AND MARITIME            |           | REVISION LEVEL | SHEET      |
| COLUMBUS, OHIO 43218-3990        |           | C              | 15         |

#### STANDARD MICROCIRCUIT DRAWING BULLETIN

#### DATE: 17-11-29

Approved sources of supply for SMD 5962-92201 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at <a href="https://landandmaritimeapps.dla.mil/programs/smcr/">https://landandmaritimeapps.dla.mil/programs/smcr/</a>.

| Standard<br>microcircuit drawing<br>PIN 1/ | Vendor<br>CAGE<br>number | Vendor<br>similar<br>PIN 2/ |
|--|--------------------------|-----------------------------|
|  | 0C7V7                    |                             |
|  | 3V146                    | 54AC280/QCA                 |
| 5962-9220101MDA                            | 0C7V7                    | 54AC280FMQB                 |
|  | 3V146                    | 54AC28-/QDA                 |
| 5962-9220101M2A                            | 0C7V7                    | 54AC280LMQB                 |
|  | 3V146                    | 54AC280/Q2A                 |
| 5962-9220102QXA                            | <u>3</u> /               | 54AC280K02Q                 |
| 5962-9220102QXC                            | <u>3</u> /               | 54AC280K01Q                 |
| 5962-9220102VXA                            | <u>3</u> /               | 54AC280K02V                 |
| 5962-9220102VXC                            | <u>3</u> /               | 54AC280K01V                 |

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

| Vendor CAGE<br>number | Vendor name<br>and address                            |
|-----------------------|---|
| 0C7V7                 | e2v, Inc.<br>765 Sycamore Drive<br>Milpitas, CA 95035 |
| 3V146                 | Rochester Electronics                                 |

Rochester Electronics Inc. 16 Malcolm Hoyt Drive Newburyport, MA 01950

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.