								H	REVISI	ONS										
LTR	DESCRIPTION						DATE (YR-MO-DA)		DA)	APPROVED										
А	Add	vendor	CAGE	75569.	. Tech	nical cł	hanges	throug	hout	mbk				92-02-10 M. A. Fry			. Frye			
В	Upda	te the	boilerpla	ate to t	he cur	rent rec	guireme	ents of	MIL-PF	RF-385	35 J	IAK		07-1	2-17			nas M.	Hess	
С	Corre	ect test I. Upd	conditio late boil s. – MA	on for t lerplate	otal po	wer su	Ipply cu	ırrent (l	l <sub>cc</sub> ) and	d add fo					)8-11			nas M.		
D	volta	ge (Vol	conditio ) in tabl LTG	le I. U	nigh lev pdate k	vel outp poilerpla	out volta ate par	age (Vo agraph	он) and is to MI	low lev IL-PRF	vel outp -38535	out		16-0	)5-25		Thor	nas M.	Hess	
E			cage co aragra									Ą		17-0	)7-12		Thor	nas M.	Hess	
REV																				
SHEET																				
SHEET REV				REV			E	E	E	E	E	E	E	E	E	E	E	E		E
SHEET REV SHEET				REV			E 1	E 2	E 3	E 4	E 5	E 6	E 7	E 8	E 9	E 10	E 11	E 12	■ * * * * * * * * * * * * * * * * * * *	E 14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A				SHE	ET PARED Mo	nica L	1	2		-		6 CC	7 DLA I DLUM	8 LAND IBUS,	9 ANC OHIO	10 0 MAF 0 432	11 RITIM 218-3	12 E 990	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	NDAF			SHE	ET PARED Mo CKED	nica L BY	1 . Poell	2 king		-		6 CC	7 DLA I DLUM	8 LAND IBUS,	9 ANC OHIO	10 0 MAF	11 RITIM 218-3	12 E 990	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	NDAF	CUIT		SHE PREI	ET PARED Moi CKED Moi	nica L BY nica L	1 . Poell	2 king		-		6 CC	7 DLA I DLUM	8 LAND IBUS,	9 ANC OHIO	10 0 MAF 0 432	11 RITIM 218-3	12 E 990	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	NDAF	CUIT		SHE PREI	ET PARED Mol CKED Mol ROVED	nica L BY nica L	1 . Poell . Poell	2 king king		4 MIC	5 CROC	6 CC http: CIRCI	7 DLA I DLUM	8 BUS, w.land	9 <b>ANE</b> , OHIO dand	10 D MAF D 432 mariti	11 218-39 ime.d	12 E 990 Ia.mil	13	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DRAWI	NDAF OCIRC AWING	CUIT G VAILAI	BLE -	SHE PREI CHE	ET Mo CKED Mo ROVEL	nica L BY nica L D BY	1 . Poell . Poell Johnso	2 king king		4 MIC 8-B	5 CROC	6 CC http: CIRCI	7 DLA I DLUM	8 BUS, w.land	9 <b>ANE</b> , OHIO dand	10 D MAF D 432 mariti	11 218-39 ime.d	12 <b>E</b> 990 Ia.mil	13	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DRA THIS DRAWI FOR L DEPA	NDAF DCIRC AWIN NG IS A JSE BY J RTMEN	CUIT G VAILAI ALL TS		SHE PREI CHE	ET Mo CKED Mo ROVEL	nica L BY nica L D BY /m J. J APPRO	1 . Poell . Poell Johnso	2 king king		4 MIC 8-B	5 CROC	6 CC http: CIRCI	7 DLA I DLUM	8 BUS, w.land	9 <b>ANE</b> , OHIO dand	10 D MAF D 432 mariti	11 218-39 ime.d	12 E 990 Ia.mil	13	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DRAWI FOR L	NDAF DCIRC AWIN NG IS A JSE BY ARTMEN NCIES (	CUIT G VAILAI ALL TS DF THE		SHE PREI CHE APPF	PAREE Mo CKED Mo ROVEE WING	nica L BY nica L D BY /m J. J APPRO	1 . Poell . Poell Johnso DVAL D 03-13	2 king king		4 MIC 8-B SIL	5 CROC	6 CC http: CIRCI	7 DLA I DLUM	8 BUS, w.land DIGIT RAN	9 <b>ANE</b> , OHIO dand	10 D MAF D 432 mariti FAST	11 218-39 ime.d	12 E 990 la.mil DS, NOLI	13 I THIC	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR/ THIS DRAWI FOR L DEPA AND AGE DEPARTME	NDAF DCIRC AWIN NG IS A JSE BY ARTMEN NCIES (	CUIT G VAILAI ALL TS DF THE DEFEN		SHE PREI CHE APPF	PAREE Mo CKED Mo ROVEE WING	nica L BY nica L D BY /m J. J APPRC 90-0 LEVEL	1 . Poell . Poell Johnso DVAL D 03-13	2 king king		4 MIC 8-B SIL SI	5 CROC IT LA ICON	6 CC http: CIRCI ATCH	7 DLA I DLUM //www	8 BUS, w.lan DIGIT RAN	9 <b>ANE</b> , OHIO dand	10 D MAF D 432 mariti FAST	11 218-39 ime.d	12 E 990 la.mil DS, NOLI	13 I THIC	14

DSCC FORM 2233 APR 97

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

```
1. SCOPE
 1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in
accordance with MIL-PRF-38535, appendix A.
 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:
       5962-89730
                          01
                                     Case outline
                                                    Lead finish
      Drawing number
                       Device type
                       (see 1.2.1)
                                      (see 1.2.2)
                                                    (see 1.2.3)
 1.2.1 Device type(s). The device type(s) identify the circuit function as follows:
     Device type
                             Generic number
                                                         Circuit function
       01
                               54FCT543
                                                   8-bit octal latched transceiver, non-inverting,
                                                   with three-state outputs, TTL compatible
       02
                                                   8-bit octal latched transceiver, non-inverting,
                               54FCT543A
                                                   with three-state outputs, TTL compatible
 1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:
     Outline letter
                      Descriptive designator
                                             Terminals
                                                              Package style
                     GDIP1-T24 or CDIP2-T24
                                                24
         Κ
                                                              Dual-in-line
                     GDFP1-F24 or CDFP2-F24
                                                24
                                                              Flat pack
         L
         3
                     CQCC1-N28
                                                28
                                                              Square leadless chip carrier
 1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.
 1.3 Absolute maximum ratings. 1/2/
     -0.5 V dc to Vcc + 0.5 V dc
     Storage temperature range (T<sub>STG</sub>) ..... -65°C to +150°C
     Lead temperature (soldering, 10 seconds) ...... +300°C
     Thermal resistance, junction-to-case (θ<sub>JC</sub>)...... See MIL-STD-1835
     Junction temperature (T<sub>J</sub>) ...... +175°C
 1.4 Recommended operating conditions.
     Supply voltage range (V<sub>CC</sub>) ...... +4.5 V dc to +5.5 V dc
     Maximum low level input voltage (VIL)..... 0.8 V dc
     Minimum high level input voltage (V<sub>II</sub>)..... 2.0 V dc
     Case operating temperature range (T<sub>C</sub>).....--55°C to +125°C
1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the
   maximum levels may degrade performance and affect reliability.
2/ Unless otherwise specified, all voltages are referenced to ground.
3/ For V_{CC} \ge 6.5 V dc, the upper bound is limited to V_{CC}.
4/ Must withstand the added Pp due to short circuit test. los.
```

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89730
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 2

# 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

# DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online <u>at http://quicksearch.dla.mil</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094).

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

# 3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.2 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 2.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89730
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	3

3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change</u>. Notification of change to DLA Land and Maritime -VA shall be required for any change that affects this drawing.

3.9 <u>Verification and review</u>. DLA Land and Maritime, DLA Land and Maritime's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89730
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	4

		TABLE I. Electrical perform	mance character	ristics.				
Test	Symbol	Test conditions		Group A	Device	Lim	nits	Unit
		$-55^{\circ}C \le T_{C} \le +125^{\circ}C$ unless otherwise specifie		subgroups	types	Min	Max	
High level output	Vон	$V_{IN} = V_{IH} = 2.0 \text{ V or } V_{IL} = 0.8 \text{ V}$	I <sub>OH</sub> = -300 μA	1, 2, 3	All	4.3		V
voltage		$V_{CC} = 4.5 V$	I <sub>OH</sub> = -12 mA			2.4		
Low level output	Vol	$V_{IN} = V_{IH} = 2.0 \text{ V or } V_{IL} = 0.8 \text{ V}$	I <sub>OL</sub> = +300 μA	1, 2, 3	All		0.2	V
voltage		Vcc = 4.5 V	I <sub>OL</sub> = +48 mA				0.55	
Input clamp voltage	VIK	$V_{CC}=4.5~V,~I_{IN}=-18~mA$		1	All		-1.2	V
High level input current	Іінт	$V_{CC}$ = 5.5 V, $V_{IN}$ = 5.5 V, (except I/	′O pins)	1, 2, 3	All		5.0	μΑ
	I <sub>IH2</sub>	$V_{CC}$ = 5.5 V, $V_{IN}$ = 5.5 V, (I/O pins c	only)	1, 2, 3	All		15.0	μΑ
Low level input	lı∟1	$V_{CC}$ = 5.5 V, $V_{IN}$ = 5.5 V, (except I/C	O pins)	1, 2, 3	All		-5.0	μA
current	I <sub>IL2</sub>	$V_{CC}$ = 5.5 V, $V_{IN}$ = 5.5 V, (I/O pins $c$	only)	1, 2, 3	All		-15.0	μA
Short circuit output current	los <u>1</u> /	$V_{CC} = 4.5 \text{ V}, V_{OUT} = GND$		1, 2, 3	All	60		mA
Quiescent power supply current (CMOS inputs)	Ιςςα			1, 2, 3	All		1.5	mA
Quiescent power supply current (TTL inputs)	∆lcc <u>2</u> /	$V_{CC} = 5.5 V$ $V_{IN} = 3.4 V$		1, 2, 3	All		1.5	mA
Dynamic power supply current	Ісср <u>3</u> /	$ \begin{array}{l} V_{CC} = 5.5 \ V, \ V_{\text{IN}} \geq 5.3 \ V \ \text{or} \ V_{\text{IN}} \leq 0.2 \\ \hline Outputs \ open, \ One \ bit \ toggling, \ 50' \\ \hline \overline{\text{CEAB}} = \overline{\text{OEAB}} = \overline{\text{OND}}, \ \overline{\text{CEBA}} = V_{CC} \end{array} $		1, 2, 3	All		0.25	mA/ MHz
Total power supply current	Icc <u>4/ 6</u> /	$V_{CC} = 5.5 \text{ V},$ $f_{CP} = \overline{\text{LEAB}} = 10 \text{ MHz}$	$\begin{array}{l} V_{IN} \geq 5.3 \ V \ or \\ V_{IN} \leq 0.2 \ V \end{array} \label{eq:VIN}$	1, 2, 3	All		4.0	mA
		$\begin{array}{l} \text{Outputs open, 50\% duty cycle} \\ \text{One bit toggling at } f_i = 5 \text{ MHz} \\ \hline \hline \text{CEAB} = \overline{\text{OEAB}} = \text{GND, } \hline \text{CEBA} = \text{Vcc} \end{array}$	$  V_{\text{IN}} = 3.4 \text{ V or} \\ V_{\text{IN}} = GND $	1, 2, 3	All		6.0	mA
		$V_{CC} = 5.5 \text{ V},$ $f_{CP} = \overline{\text{LEAB}} = 10 \text{ MHz}$	$\begin{array}{l} V_{\text{IN}} \geq 5.3 \ \text{V or} \\ V_{\text{IN}} \leq 0.2 \ \text{V} \end{array}$	1, 2, 3	All		12.8 <u>7</u> /	mA
		$\begin{array}{l} \mbox{Outputs open, 50\% duty cycle} \\ \mbox{Eight bits toggling at } f_i = 5 \mbox{ MHz} \\ \hline \hline \mbox{CEAB} = \overline{\mbox{OEAB}} = \mbox{GND}, \mbox{CEBA} = \mbox{V}_{CC} \end{array}$		1, 2, 3	All		21.8 <u>7</u> /	mA

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89730
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	5

	T/	ABLE I. Electrical performance characte	<u>eristics</u> - Continu	ied.			
Test	Symbol	Test conditions	Group A	Device	Lir	mits	Unit
		$\label{eq:constraint} \begin{array}{l} -55^{\circ}C \leq T_C \leq +125^{\circ}C \\ \text{unless otherwise specified } \underline{1}/ \end{array}$	<b>U</b>	types	Min	Max	
Functional test		See 4.3.1d	7, 8	All			
Input capacitance	CIN	See 4.3.1c	4	All		10	pF
I/O capacitance	CI/O	See 4.3.1c	4	All		12	pF
Propagation delay	t <sub>PHL1</sub> ,	$R_L = 500\Omega$	9, 10, 11	01	2.5	10.0	ns
time, transparent mode, An to Bn, Bn to An	t <sub>PLH1</sub> <u>5</u> /	C∟ = 50 pF See figure 4		02	2.5	7.5	
Propagation delay	tPHL2,	R <sub>L</sub> = 500Ω	9, 10, 11	01	2.5	14.0	ns
time, <u>LEBA</u> to An, <u>LEAB</u> to Bn	tPLH2	C∟ = 50 pF See figure 4		02	2.5	9.0	
Output enable time,	t <sub>РZH</sub> ,	$R_L = 500\Omega$	9, 10, 11	01	2.0	14.0	ns
$\overline{OEBA}$ or $\overline{OEAB}$ to An or Bn, $\overline{CEBA}$ or $\overline{CEAB}$ to An or Bn	tpzl	C∟ = 50 pF See figure 4		02	2.0	10.0	
Output disable time,	t <sub>PHZ</sub> ,	$R_L = 500\Omega$	9, 10, 11	01	2.0	13.0	ns
OEBA or OEAB to An or Bn, CEBA or CEAB to An or Bn	tplz	C∟ = 50 pF See figure 4		02	2.0	8.5	
Setup time, An to	ts		9, 10, 11	01	3.0		ns
$\frac{\overline{\text{LEBA}} \text{ to } \overline{\text{LEAB}}, \text{ Bn}}{\text{to } \overline{\text{LEBA}} \text{ to } \overline{\text{LEAB}}}$				02	2.0		
Hold time, An to	th		9, 10, 11	01	2.0		ns
$\overline{\text{LEBA}}$ to $\overline{\text{LEAB}}$ , Bn to $\overline{\text{LEBA}}$ to $\overline{\text{LEAB}}$				02	2.0		
Pulse width	tw		9, 10, 11	01	5.0		ns
LEBA to LEAB	1			02	5.0		1

 Not more than one output should be shorted at one time and the duration of the short circuit condition shall not exceed 1 second.

2/ TTL driven input, V<sub>IN</sub> = 3.4 V, all other inputs at V<sub>CC</sub> or GND.

3/ This parameter is not directly testable, but is derived for use in total power supply calculations.

5/ The minimum limits for the propagation delay times are guaranteed, if not tested, to the limits specified in table I.

6/ For total current supply (I<sub>CCT</sub>) test in an ATE environment, the effect of parasitic output capacitive loading from the test environment must be taken into account, as its effect is not intended to be included in the test results. The impact must be characterized and appropriate offset factors must be applied to the test result.

 $\underline{7}$  / These limits are guaranteed but not tested.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89730
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	6

Device type	01 ar	nd 02
Case outlines	K and L	3
Terminal number	Terminal symbol	Terminal symbol
1	LEBA	NC
2	OEBA	LEBA
3	A0	OEBA
4	A1	A0
5	A2	A1
6	A3	A2
7	A4	A3
8	A5	NC
9	A6	A4
10	A7	A5
11	CEAB	A6
12	GND	A7
13	OEAB	CEAB
14	LEAB	GND
15	B7	NC
16	B6	OEAB
17	B5	LEAB
18	B4	B7
19	B3	B6
20	B2	B5
21	B1	B4
22	B0	NC
23	CEBA	B3
24	V <sub>cc</sub>	B2
25		B1
26		B0
27		CEBA
28		Vcc

Terminal symbol	Terminal description
<b>OEAB</b>	A-to-B output enable input (active low)
<b>OEBA</b>	B-to-A output enable input (active low)
CEAB	A-to-B enable input (active low)
CEBA	B-to-A enable input (active low)
LEAB	A-to-B latch enable input (active low)
LEBA	B-to-A latch enable input (active low)
A0 - A7	A-to-B data inputs to B-to-A three-state outputs
B0 - B7	B-to-A data inputs to A-to-B three-state outputs

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89730
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	7

	Innute		Latab atatua	Output buffere
	Inputs		Latch status	Output buffers
CEAB	LEAB	OEAB	A to B	B0 - B7
н	Х	Х	Storing	High Z
Х	Н	-	Storing	-
Х	-	Н	-	High Z
L	L	L	Transparent	Current A inputs
L	н	L	Storing	*Previous A inputs

H = High voltage level L = Low voltage level

X = Irrelevant

\* = Before  $\overline{\text{LEAB}}$  low-to-high transition.

A-to-B data flow shown: B-to-A flow control is the same except using, CEBA, LEBA, and OEBA.

FIGURE 2. Truth table.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-89730
		REVISION LEVEL E	SHEET 8



APR 97







DSCC FORM 223 APR 97



Test	Switch
tplz	Closed
tpzl	Closed
Open drain	Closed
All other	Open

1.  $C_L$  includes probe and jig capacitance.

2.  $R_T$  = termination resistance and should be equal to  $Z_{OUT}$  of the pulse generator.

3.  $t_r = t_f = 2.5 \text{ ns} (10\% \text{ to } 90\%)$ , unless otherwise specified.

FIGURE 4. Switching waveforms and test circuit - Continued.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-89730
		REVISION LEVEL E	SHEET 12

# 4. VERIFICATION

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
  - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}C$ , minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (method 5005)	1, 2, 3, 7, 8, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3

## TABLE II. Electrical test requirements.

\* PDA applies to subgroup 1.

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

- 4.3.1 Group A inspection.
  - a. Tests shall be as specified in table II herein.
  - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
  - c. Subgroup 4 (C<sub>IN</sub> and C<sub>I/O</sub> measurements) shall be measured only for the initial test and after process or design changes which may affect input capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Test all applicable pins on 5 devices with zero failures.
  - d. Subgroups 7 and 8 shall include verification of the truth table.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-89730
		REVISION LEVEL E	SHEET 13

### 4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
  - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}C$ , minimum.
  - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

#### 5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

#### 6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 <u>Record of users</u>. Military and industrial users shall inform DLA Land and Maritime when a system application requires configuration control and the applicable SMD to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.

6.5 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.

6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103 and QML-38535. The vendors listed in MIL-HDBK-103 and QML-38535 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89730
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	14

### STANDARD MICROCIRCUIT DRAWING BULLETIN

## DATE: 17-07-12

Approved sources of supply for SMD 5962-89730 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at https://landandmaritimeapps.dla.mil/Programs/Smcr/.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
	0C7V7	IDT54FCT543LB
5962-89730013A	3DTT2	PF54FCT543LMB
5962-8973001KA	0C7V7	IDT54FCT543EB
	3DTT2	PF54FCT543CMB
5962-8973001LA	0C7V7	IDT54FCT543DB
	3DTT2	PF54FCT543FSMB
5962-89730023A	0C7V7	IDT54FCT543ALB
	3DTT2	PF54FCT543ALMB
5962-8973002KA	0C7V7	IDT54FCT543AEB
	3DTT2	PF54FCT543ACMB
5962-8973002LA	0C7V7	IDT54FCT543ADB
	3DTT2	PF54FCT543AFSMB

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

0C7V7

Vendor name and address

e2v, Inc. 765 Sycamore Drive Milpitas, CA 95035

3DTT2

Pyramid Semiconductor 1249 Reamwood Avenue Sunnyvale, CA 94089

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.