REVISIONS							
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED				
Α	Delete Vendor CAGE 18714. Add vendor CAGE 27014. Editorial changes throughout.	91-08-28	M. A. Frye				
В	Add vendor CAGE 01295 for device type 01. Change boilerplate to add device class V criteria.	97-08-04	Monica L. Poelking				
С	Add vendor CAGE F8859. Add case outline X. Add device type 03. Add delta limits, table III. Update boilerplate to MIL-PRF-38535 requirements. – LTG	02-06-24	Thomas M. Hess				
D	Change lead temperature for case outline X in section 1.3. Add section 1.5, radiation features. Update boilerplate to include radiation hardness assured requirements. Add notes to figure 4, switching waveforms and test circuit. Editorial changes throughout. – LTG	04-12-01	Thomas M. Hess				
E	Add appendix A, microcircuit die. Update the boilerplate to MIL-PRF-38535 requirements and to include radiation hardness assurance requirements. Editorial changes throughout. – jak	07-03-19	Thomas M. Hess				
F	Update boilerplate paragraphs to the current MIL-PRF-38535 requirements LTG	13-05-16	Thomas M. Hess				
G	Update absolute rating maximum supply voltage range in section 1.3 for Vendor cage code F8859 supplying devices MAA	17-01-26	Thomas M. Hess				





REV																				
SHEET																				
REV	G	G	G	G	G	G	G													
SHEET	15	16	17	18	19	20	21													
REV STATUS				REV	,		G	G	G	G	G	G	G	G	G	G	G	G	G	G
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A			PREI	PARED M		. Kellel	ner		DLA LAND AND MARITIME											
STANDARD MICROCIRCUIT			CHE	CKED Th		J. Ricci	iuti		COLUMBUS, OHIO 43218-3990 http://www.landandmaritime.dla.mil											
DRAWING				APPI	ROVEI N		I A. Fry	e		MICROCIRCUIT, DIGITAL, ADVANCED CMOS, HEX INVERTER, TTL COMPATIBLE INPUTS,										
THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE			BLE	DRAWING APPROVAL DATE 89-08-14				MONOLITHIC SILICON												
			REVI	ISION	LEVEL				SI	ZE	CA	GE CC	DE					•		
DEPARTMENT OF DEFENSE				(	3			/	4	(	67268	3		5	5962-	8973	4			
AMSC N/A						,					SI	HEET	1	OF 2	21					

### 1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device class Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.
  - 1.2 PIN. The PIN is as shown in the following examples.

For device class M and Q:






Lead

finish

(see 1.2.5)

For device class V:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	54ACT04	Hex inverter, TTL compatible inputs
02	54ACT11004	Hex inverter, TTL compatible inputs
03	54ACT04	Hex inverter, TTL compatible inputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as listed below. Since the device class designator has been added after the original issuance of this drawing, device classes M and Q designators will not be included in the PIN and will not be marked on the device.

Device class	Device requirements documentation
М	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
Q or V	Certification and qualification to MIL-PRF-38535

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89734
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 2

### 1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
С	GDIP1-T14 or CDIP2-T14	14	Dual-in-line
D	GDFP1-F14 or CDFP2-F14	14	Flat pack
Χ	CDFP3-F14	14	Flat pack
R	GDIP1-T20 or CDIP2-T20	20	Dual-in-line
2	CQCC1-N20	20	Square leadless chip carrier

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

#### 1.3 Absolute maximum ratings. 1/2/3/

Supply voltage range (V <sub>CC</sub> ):	
For device types 01-02	0.5 V dc to +6.0 V dc
For device type 03(Vendor cage code F8859)	0.5 V dc to +7.0 V dc
DC input voltage range (V <sub>IN</sub> )	0.5 V dc to V <sub>CC</sub> + 0.5 V dc
DC output voltage range (V <sub>OUT</sub> )	0.5 V dc to V <sub>CC</sub> + 0.5 V dc
DC input diode current	±20 mA
DC output diode current (per pin)	
DC output source or sink current	
DC V <sub>CC</sub> or GND current	
Maximum power dissipation (P <sub>D</sub> )	
Storage temperature range (T <sub>STG</sub> )	65°C to +150°C
Lead temperature (soldering, 10 seconds):	
Case outline X	+260°C
Other case outlines except case X	+300°C
Thermal resistance, junction-to-case (OJC)	See MIL-STD-1835
Junction temperature (T <sub>J</sub> )	+175°C <u>4</u> /
Recommended operating conditions. 2/3/5/	

## 1.4 Recommended operating conditions. 2/3/5/

Supply voltage range (V <sub>CC</sub> )	4.5 V dc to +5.5 V dc
Minimum high level input voltage (V <sub>IH</sub> )	2.0 V dc
Maximum low level input voltage (V <sub>IL</sub> )	0.8 V dc
Input voltage range (V <sub>IN</sub> )	+0.0 V dc to Vcc
Output voltage range (Vout)	+0.0 V dc to Vcc
Maximum input rise or fall rate (Δt/ΔV)	0 to 8 ns/V
Case operating temperature range (T <sub>C</sub> )	-55°C to +125°C

#### 1.5 Radiation features.

Device type 03:

No single event latch-up (SEL) occurs at effective LET (see 4.4.4.2)..... ≤ 93 MeV-cm²/mg 6/

Limits obtained during technology characterization/qualification, guaranteed by design or process, but not production tested unless specified by the customer through the purchase order or contract.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89734
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 3

<sup>1/</sup> Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

<sup>2/</sup> Unless otherwise noted, all voltages are referenced to GND.

<sup>3/</sup> The limits for the parameters specified herein shall apply over the full specified V<sub>CC</sub> range and case temperature range of -55°C to +125°C.

<sup>4/</sup> Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

<sup>5/</sup> Unused inputs must be held high or low to prevent them from floating.

### 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

#### DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

#### DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

#### DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <a href="http://quicksearch.dla.mil">http://quicksearch.dla.mil</a> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094).

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents cited in the solicitation or contract.

#### JEDEC - SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JESD20 - Standard for Description of 54/74ACXXXXX and 54/74ACTXXXXX Advanced High-Speed CMOS Devices.

JESD78 - IC Latch-Up Test.

(Copies of these documents are available online at <a href="http://www.jedec.org">http://www.jedec.org</a> or from JEDEC – Solid State Technology Association, 3103 North 10<sup>th</sup> Street, Suite 240-S Arlington, VA 22201-2107).

### ASTM INTERNATIONAL (ASTM)

ASTM F1192 - Standard Guide for the Measurement of Single Event Phenomena (SEP) Induced by Heavy Ion Irradiation of Semiconductor Devices.

(Copies of this document is available online at <a href="http://www.astm.org/">http://www.astm.org/</a> or from ASTM International, 100 Barr Harbor Drive, P. O. Box C700, West Conshohocken, PA 19428-2959).

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

#### 3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
  - 3.1.1 Microcircuit die. For the requirements of microcircuit die, see appendix A to this document.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89734
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 4

- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
  - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.
  - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
  - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
  - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
  - 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.
- 3.2.6 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DLA Land and Maritime-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DLA Land and Maritime, DLA Land and Maritime's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M.</u> Device class M devices covered by this drawing shall be in microcircuit group number 36 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89734
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 5

		TABLE IA. Electr	ical performanc	e characte	ristics.				
Test and MIL-STD-883 test method 1/	Symbol	Test conditions $-55^{\circ}\text{C} \le T_{\text{C}} \le +1$ $+4.5 \text{ V} \le \text{V}_{\text{CC}} \le +1$ unless otherwise s	Device type and device class	Vcc	Group A subgroups	Limit Min	ts <u>4/</u> Max	Unit	
Positive input clamp voltage	V <sub>IC+</sub>	For input under test, I <sub>IN</sub> =	= 18 mA	01, 02 V	4.5 V	1, 2, 3		5.7	V
3022		For input under test, I <sub>IN</sub> =	= 1 mA	03 V	GND		0.4	1.5	
Negative input clamp voltage	V <sub>IC</sub> -	For input under test, I <sub>IN</sub> =	= -18 mA	01, 02 V	4.5 V	1, 2, 3		-1.2	V
3022		For input under test, I <sub>IN</sub> =	= -1 mA	03 V	Open		-0.4	-1.5	
High level output	V <sub>OH</sub>	For all inputs affecting	Іон = -50 μА	All	4.5 V	1, 2, 3	4.4		V
voltage 3006	<u>5</u> /	output under test V <sub>IN</sub> = V <sub>IH</sub> = 2.0 V or		All	5.5 V	1	5.4		
		V <sub>IL</sub> = 0.8 V	Iон = -24 mA		4.5 V	-	3.7		
		For all other inputs V <sub>IN</sub> = V <sub>CC</sub> or GND			5.5 V	]	4.7		
	<u> </u>		Iон = -50 mA		5.5 V		3.85		
Low level output voltage	V <sub>OL</sub> 5/	For all inputs affecting output under test	$I_{OL} = 50 \mu A$	All All	4.5 V	1, 2, 3		0.1	V
3007	<u> </u>	$V_{IN} = V_{IH} = 2.0 \text{ V or}$		All	5.5 V			0.1	_
		V <sub>IL</sub> = 0.8 V For all other inputs	$I_{OL} = 24 \text{ mA}$		4.5 V			0.5	_
		$V_{IN} = V_{CC}$ or GND			5.5 V	]		0.5	_
	<u> </u>		$I_{OL} = 50 \text{ mA}$	<u> </u>	5.5 V			1.65	<u> </u>
Input leakage current high 3010	Іін	V <sub>IN</sub> = 5.5 V		All All	5.5 V	1, 2, 3		1.0	μА
Input leakage current low 3009	IιL	V <sub>IN</sub> = 0.0 V		AII AII	5.5 V	1, 2, 3		-1.0	
Quiescent supply current delta, TTL input levels 3005	Δlcc <u>6</u> /	V <sub>IL</sub> = 0.0 V V <sub>IH</sub> = V <sub>CC</sub> - 2.1 V				1, 2, 3		1.6	mA
Quiescent supply current	Icc	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0.0 \mu A$		01, 02 All	5.5 V	1, 2, 3		80	μА
3005				03		1		2	]
				All	VII	2, 3		80	
		M, D, P	P, L, R, F <u>7</u> /	03 Q, V		1		50	
Input capacitance 3012	Cin	See 4.4.1c T <sub>C</sub> = +25°C		All All	GND	4		10.0	pF

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89734
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 6

С <sub>РD</sub> <u>8</u> /	-55°C ≤ T <sub>C</sub> ≤ +125°C +4.5 V ≤ V <sub>CC</sub> ≤ +5.5 V unless otherwise specified	type and device class		subgroups			
	See 4.4.1c	olado			Min	Max	
	T <sub>C</sub> = +25°C	01, 03 All	5.0 V	4		80	pF
	f = 1 MHz	02 All				40	
Icc (O/V1) <u>9</u> /	$\begin{array}{l} t_{w} \geq 100 \; \mu s, \; t_{cool} \geq t_{w} \\ 5 \; \mu s \leq t_{r} \leq 5 \; ms, \; 5 \; \mu s \leq t_{f} \leq 5 \; ms \\ V_{test} = 6.0 \; V, \; V_{CCQ} = 5.5 \; V \\ V_{over} = 10.5 \; V \\ See \; 4.4.1d \end{array}$	AII V	5.5 V	2		200	mA
Icc (O/I1+) <u>9</u> /	$\begin{array}{l} t_{w} \geq 100 \; \mu s,  t_{cool} \geq t_{w} \\ 5 \; \mu s \leq t_{r} \leq 5 \; ms,  5 \; \mu s \leq t_{f} \leq 5 \; ms \\ V_{test} = 6.0 \; V, \; V_{CCQ} = 5.5 \; V \\ I_{trigger} = +120 \; mA \\ See \; 4.4.1d \end{array}$	AII V	5.5 V	2		200	mA
I <sub>CC</sub> (O/I1-) <u>9</u> /	$\begin{array}{l} t_w \geq 100~\mu\text{s},~t_{cool} \geq t_w \\ 5~\mu\text{s} \leq t_r \leq 5~\text{ms},~5~\mu\text{s} \leq t_f \leq 5~\text{ms} \\ V_{test} = 6.0~\text{V},~V_{CCQ} = 5.5~\text{V} \\ I_{trigger} = \text{-}120~\text{mA} \\ \text{See}~4.4.1\text{d} \end{array}$	AII V	5.5 V	2		200	mA
Icc (O/V2) <u>9</u> /	$\begin{array}{l} t_{w} \geq 100 \; \mu s,  t_{cool} \geq t_{w} \\ 5 \; \mu s \leq t_{r} \leq 5 \; ms,  5 \; \mu s \leq t_{f} \leq 5 \; ms \\ V_{test} = 6.0 \; V, \; V_{CCQ} = 5.5 \; V \\ V_{over} = 9.0 \; V \\ See \; 4.4.1d \end{array}$	AII V	5.5 V	2		100	mA
<u>10</u> /	Verify output Vout	All	4.5 V	7, 8	L	Н	
	See 4.4.1b V <sub>IH</sub> = 2.0 V, V <sub>IL</sub> = 0.8 V	All	5.5 V	7, 8	L	Н	
t <sub>PLH</sub>	C <sub>L</sub> = 50 pF	01, 03	4.5 V	9	1.0	9.0	ns
<u>11</u> /		All		10, 11	1.0	10.0	
	J. 1	02 All		9	1.0	9.0	_
				· ·			
t <sub>PHL</sub> 11/			4.5 V		1.0		ns
<u> /</u>	See figure 4						1
		-				_	4
	(O/V1)   9/	$\begin{array}{ll} \text{(O/V1)} & 5 \; \mu \text{s} \leq t_f \leq 5 \; \text{ms},  5 \; \mu \text{s} \leq t_f \leq 5 \; \text{ms} \\ & \text{V}_{\text{test}} = 6.0 \; \text{V},  \text{V}_{\text{CCQ}} = 5.5 \; \text{V} \\ & \text{V}_{\text{over}} = 10.5 \; \text{V} \\ & \text{See} \; 4.4.1 \text{d} \\ & \text{Icc} \\ & \text{(O/I1+)} \\ & \underline{9} \text{/} \\ & \text{V}_{\text{test}} = 6.0 \; \text{V},  \text{V}_{\text{CCQ}} = 5.5 \; \text{V} \\ & \text{I}_{\text{triggger}} = +120 \; \text{mA} \\ & \text{See} \; 4.4.1 \text{d} \\ & \text{Icc} \\ & \text{(O/I1-)} \\ & \underline{9} \text{/} \\ & \text{V}_{\text{test}} = 6.0 \; \text{V},  \text{V}_{\text{CCQ}} = 5.5 \; \text{V} \\ & \text{I}_{\text{trigger}} = +120 \; \text{mA} \\ & \text{See} \; 4.4.1 \text{d} \\ & \text{Icc} \\ & \text{(O/V2)} \\ & \underline{9} \text{/} \\ & \text{V}_{\text{test}} = 6.0 \; \text{V},  \text{V}_{\text{CCQ}} = 5.5 \; \text{V} \\ & \text{V}_{\text{trigger}} = -120 \; \text{mA} \\ & \text{See} \; 4.4.1 \text{d} \\ & \text{Icc} \\ & \text{(O/V2)} \\ & \underline{9} \text{/} \\ & \text{V}_{\text{test}} = 6.0 \; \text{V}, \; \text{V}_{\text{CCQ}} = 5.5 \; \text{V} \\ & \text{V}_{\text{over}} = 9.0 \; \text{V} \\ & \text{See} \; 4.4.1 \text{d} \\ & \text{Verify output V}_{\text{OUT}} \\ & \text{See} \; 4.4.1 \text{d} \\ & \text{Verify output V}_{\text{OUT}} \\ & \text{See} \; 4.4.1 \text{b} \\ & \text{V}_{\text{IH}} = 2.0 \; \text{V}, \; \text{V}_{\text{IL}} = 0.8 \; \text{V} \\ & \text{T}_{\text{PLH}} \\ & \text{C}_{\text{L}} = 50 \; \text{pF} \\ & \text{R}_{\text{L}} = 500 \Omega \\ & \text{See figure} \; 4 \\ & \text{T}_{\text{PHL}} \\ & \text{C}_{\text{L}} = 50 \; \text{pF} \\ & \text{R}_{\text{L}} = 500 \Omega \\ & \text{See} \; \text{See} \; \text{See} \; \text{M}_{\text{CO}} \\ & \text{See} \; \text{See} \; \text{M}_{\text{CO}} \\ & \text{M}_{\text{CO}} \\ & \text{See} \; \text{M}_{\text{CO}} \\ & \text{M}_{\text{CO}} \\ & \text{M}_{\text{CO}} \\ & \text{M}_{\text{CO}} \\ & \text{See} \; \text{M}_{\text{CO}} \\ & \text{M}_{$	$ \begin{array}{c} I_{CC} \\ (O/V1) \\ \underline{9}/ \\ V_{test} = 6.0 \text{ V}, V_{CCQ} = 5.5 \text{ V} \\ V_{over} = 10.5 \text{ V} \\ See 4.4.1d \\ \\ I_{CC} \\ (O/I1+) \\ \underline{9}/ \\ V_{test} = 6.0 \text{ V}, V_{CCQ} = 5.5 \text{ V} \\ V_{over} = 10.5 \text{ V} \\ See 4.4.1d \\ \\ I_{CC} \\ (O/I1+) \\ \underline{9}/ \\ V_{test} = 6.0 \text{ V}, V_{CCQ} = 5.5 \text{ V} \\ I_{trigger} = +120 \text{ mA} \\ See 4.4.1d \\ \\ I_{CC} \\ (O/I1-) \\ \underline{9}/ \\ V_{test} = 6.0 \text{ V}, V_{CCQ} = 5.5 \text{ V} \\ I_{trigger} = +120 \text{ mA} \\ See 4.4.1d \\ \\ I_{CC} \\ (O/I2-) \\ \underline{9}/ \\ V_{test} = 6.0 \text{ V}, V_{CCQ} = 5.5 \text{ V} \\ I_{trigger} = -120 \text{ mA} \\ See 4.4.1d \\ \\ I_{CC} \\ (O/V2) \\ \underline{9}/ \\ V_{test} = 6.0 \text{ V}, V_{CCQ} = 5.5 \text{ V} \\ V_{test} = 6.0 \text{ V}, V_{CCQ} = 5.5 \text{ V} \\ V_{test} = 6.0 \text{ V}, V_{CCQ} = 5.5 \text{ V} \\ V_{test} = 6.0 \text{ V}, V_{CCQ} = 5.5 \text{ V} \\ V_{test} = 6.0 \text{ V}, V_{CCQ} = 5.5 \text{ V} \\ V_{over} = 9.0 \text{ V} \\ See 4.4.1d \\ \\ \hline 10/ \\ V_{H} = 2.0 \text{ V}, V_{IL} = 0.8 \text{ V} \\ \\ \hline t_{PLH} \\ C_{L} = 50 \text{ pF} \\ R_{L} = 500\Omega \\ See \text{ figure 4} \\ \hline 01, 03 \\ All \\ \hline 02 \\ All \\ \hline \end{array}$	$ \begin{array}{c c} Icc \\ (O/V1) \\ \underline{9}/ \\ \\ V_{test} = 6.0 \text{ V, } V_{CCQ} = 5.5 \text{ V} \\ V_{over} = 10.5 \text{ V} \\ See 4.4.1d \\ \\ Icc \\ (O/I1+) \\ \underline{9}/ \\ \\ V_{test} = 6.0 \text{ V, } V_{CCQ} = 5.5 \text{ V} \\ V_{over} = 10.5 \text{ V} \\ See 4.4.1d \\ \\ Icc \\ (O/I1+) \\ \underline{9}/ \\ \\ V_{test} = 6.0 \text{ V, } V_{CCQ} = 5.5 \text{ V} \\ V_{test} = 6.0 \text{ V, } V_{CCQ} = 5.5 \text{ V} \\ V_{trigger} = +120 \text{ mA} \\ See 4.4.1d \\ \\ Icc \\ (O/I1-) \\ \underline{9}/ \\ \\ V_{test} = 6.0 \text{ V, } V_{CCQ} = 5.5 \text{ V} \\ V_{trigger} = +120 \text{ mA} \\ See 4.4.1d \\ \\ Icc \\ (O/V2) \\ \underline{9}/ \\ \\ V_{test} = 6.0 \text{ V, } V_{CCQ} = 5.5 \text{ V} \\ V_{trigger} = -120 \text{ mA} \\ See 4.4.1d \\ \\ Icc \\ (O/V2) \\ \underline{9}/ \\ V_{test} = 6.0 \text{ V, } V_{CCQ} = 5.5 \text{ V} \\ V_{over} = 9.0 \text{ V} \\ V_{over} = 9.0 \text{ V} \\ See 4.4.1d \\ \\ Idc \\ \underline{10}/ \\ V_{test} = 6.0 \text{ V, } V_{teq} = 5.5 \text{ V} \\ V_{over} = 9.0 \text{ V} \\ See 4.4.1d \\ \\ Idc \\ \underline{10}/ \\ V_{test} = 6.0 \text{ V, } V_{teq} = 5.5 \text{ V} \\ V_{over} = 9.0 \text{ V} \\ See 4.4.1d \\ \\ Idc \\ \underline{10}/ \\ V_{test} = 6.0 \text{ V, } V_{teq} = 5.5 \text{ V} \\ V_{over} = 9.0 \text{ V} \\ See 4.4.1d \\ \\ Idc \\ \underline{10}/ \\ V_{test} = 6.0 \text{ V, } V_{teq} = 5.5 \text{ V} \\ V_{over} = 9.0 \text{ V} \\ See 4.4.1d \\ \\ Idc \\ \underline{10}/ \\ V_{test} = 6.0 \text{ V, } V_{teq} = 5.5 \text{ V} \\ V_{over} = 9.0 \text{ V} \\ See 4.4.1d \\ \\ Idc \\ \underline{10}/ \\ All \\ \underline{11}/ \\ C_{L} = 50 \text{ pF} \\ R_{L} = 500\Omega_{L} \\ See \text{ figure 4} \\ \\ 02 \\ All \\ \\ 02 \\ All \\ \\ 02 \\ \\ 02 \\ \\ 02 \\ \\ 02 \\ \\ 02 \\ \\ 02 \\ \\ 02 \\ \\ 02 \\ \\ 02 \\ \\ 02 \\ \\ 02 \\ \\ 02 \\ \\ 02 \\ \\ 02 \\ \\ 02 \\ \\ 02 \\ \\ 02 \\ \\ 02 \\ \\ 03 \\ \\ 04 \\ \\ 04 \\ \\ 05 $	$ \begin{array}{c cc}  CC \\ (O/V1) \\ 9/ \\ \hline \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $	$ \begin{array}{c cccc}   cc \\ (O/V1) \\ 9/ \\ \hline \\ & 5 \ \mu s \le t_r \le 5 \ ms, \ 5 \ \mu s \le t_r \le 5 \ ms \\ V_{test} = 6.0 \ V, \ V_{CCQ} = 5.5 \ V \\ V_{over} = 10.5 \ V \\ See 4.4.1 d \\ \hline \\ & 100 \ \mu s, \ t_{cool} \ge t_w \\ V_{test} = 6.0 \ V, \ V_{CCQ} = 5.5 \ V \\ V_{test} = 6.0 \ V, \ V_{CCQ} = 5.5 \ V \\ V_{test} = 6.0 \ V, \ V_{CCQ} = 5.5 \ V \\ V_{trigger} = +120 \ mA \\ See 4.4.1 d \\ \hline \\ & 100 \ \mu s, \ t_{cool} \ge t_w \\ V_{test} = 6.0 \ V, \ V_{CCQ} = 5.5 \ V \\ V_{trigger} = +120 \ mA \\ See 4.4.1 d \\ \hline \\ & 100 \ \mu s, \ t_{cool} \ge t_w \\ V_{test} = 6.0 \ V, \ V_{CCQ} = 5.5 \ V \\ V_{trigger} = -120 \ mA \\ See 4.4.1 d \\ \hline \\ & 100 \ \mu s, \ t_{cool} \ge t_w \\ S_{\mu s} \le t_r \le 5 \ ms, \ 5 \ \mu s \le t_r \le 5 \ ms \\ V_{test} = 6.0 \ V, \ V_{CCQ} = 5.5 \ V \\ V_{trigger} = -120 \ mA \\ See 4.4.1 d \\ \hline \\ & 10/V_{test} = 6.0 \ V, \ V_{CCQ} = 5.5 \ V \\ V_{trigger} = -120 \ mA \\ See 4.4.1 d \\ \hline \\ & 10/V_{test} = 6.0 \ V, \ V_{CCQ} = 5.5 \ V \\ V_{test} = 6.0 \ V, \ V_{CCQ} = 5.5 \ V \\ V_{test} = 6.0 \ V, \ V_{CCQ} = 5.5 \ V \\ V_{test} = 6.0 \ V, \ V_{CCQ} = 5.5 \ V \\ V_{test} = 6.0 \ V, \ V_{CCQ} = 5.5 \ V \\ V_{test} = 6.0 \ V, \ V_{CCQ} = 5.5 \ V \\ V_{test} = 6.0 \ V, \ V_{CCQ} = 5.5 \ V \\ V_{test} = 6.0 \ V, \ V_{CCQ} = 5.5 \ V \\ V_{test} = 6.0 \ V, \ V_{CCQ} = 5.5 \ V \\ V_{test} = 6.0 \ V, \ V_{CCQ} = 5.5 \ V \\ V_{test} = 6.0 \ V, \ V_{CCQ} = 5.5 \ V \\ V_{test} = 6.0 \ V, \ V_{CCQ} = 5.5 \ V \\ V_{test} = 6.0 \ V, \ V_{CCQ} = 5.5 \ V \\ V_{test} = 6.0 \ V, \ V_{CCQ} = 5.5 \ V \\ V_{test} = 6.0 \ V, \ V_{CCQ} = 5.5 \ V \\ V_{test} = 6.0 \ V, \ V_{test} = 6$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

<sup>1/</sup> For tests not listed in the referenced MIL-STD-883, (e.g.  $\Delta I_{CC}$ ), utilize the general test procedure under the conditions listed herein. All inputs and outputs shall be tested, as applicable, to the tests in table IA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89734
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 7

<sup>2/</sup> Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits. Output terminals not designated shall be high level logic, low level logic, or open, except for the I<sub>CC</sub> and ΔI<sub>CC</sub> tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.

#### TABLE IA. Electrical performance characteristics - Continued.

- 3/ RHA parts for device type 03 supplied to this drawing have been characterized through all levels M, D, P, L, R, and F of irradiation. However, this device is only tested at the 'F' level. Pre and Post irradiation values are identical unless otherwise specified in Table IA. When performing post irradiation electrical measurements for any RHA level, T<sub>A</sub> = +25°C.
- $\underline{4}/$  For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. All devices shall meet or exceed the limits specified in table IA, as applicable, at  $4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$ .
- 5/ The V<sub>OH</sub> and V<sub>OL</sub> tests shall be tested at V<sub>CC</sub> = 4.5 V. The V<sub>OH</sub> and V<sub>OL</sub> tests are guaranteed, if not tested, for V<sub>CC</sub> = 5.5 V. Limits shown apply to operation at V<sub>CC</sub> = 5.0 V  $\pm$ 0.5 V. Transmission driving tests are performed at V<sub>CC</sub> = 5.5 V with a 2 ms duration maximum. Transmission driving tests may be performed using V<sub>IN</sub> = V<sub>CC</sub> or GND. When V<sub>IN</sub> = V<sub>CC</sub> or GND is used, the test is guaranteed for V<sub>IN</sub> = 2.0 V or 0.8 V.
- 6/ ΔI<sub>CC</sub> (max)/pin ≤ 1.6 mA (preferred method), or ΔI<sub>CC</sub>/package ≤ 1.6 mA x the number of input pins/package where ΔI<sub>CC</sub>(max)/data pin ≤ 1.6 mA and ΔI<sub>CC</sub> (max)/control pin ≤ 3.0 mA (alternate method).
- 7/ The maximum limit for this parameter at 100 krads (Si) is 2  $\mu$ A.
- 8/ Power dissipation capacitance (CPD) determines both the load dynamic power consumption (PD) and current consumption (Is) where:

 $P_{D} = (C_{PD} + C_{L}) (V_{CC} \times V_{CC}) f + (I_{CC} \times V_{CC}) + (n \times d \times \Delta I_{CC} \times V_{CC})$ 

 $I_S = (C_{PD} + C_L) V_{CC}f + I_{CC} + n \times d \times \Delta I_{CC}$ 

- For both  $C_{PD}$  and  $I_S$ , n is the number of device inputs at TTL levels, f is the frequency of the input signal, d is the duty cycle of the input signal, and  $C_L$  is the output load capacitance.
- 9/ See EIA/JEDEC STD. No. 78 for electrically induced latch-up test methods and procedures. The values listed for I<sub>trigger</sub> and V<sub>over</sub> are to be accurate within ±5 percent.
- 10/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. After incorporating allowable tolerances per MIL-STD-883, V<sub>IL</sub> = 0.4 V and V<sub>IH</sub> = 2.4 V. For outputs L ≤ 0.8 V. H ≥ 2.0 V.
- $\underline{11}$ / AC limits at V<sub>CC</sub> = 5.5 V are equal to limits at V<sub>CC</sub> = 4.5 V and guaranteed by testing at V<sub>CC</sub> = 4.5 V. Minimum AC limits for V<sub>CC</sub> = 5.5 V are 1.0 ns and guaranteed by guardbanding the V<sub>CC</sub> = 4.5 V minimum limits to 1.5 ns. For propagation delay tests, all paths must be tested.

### TABLE IB. SEP test limits. 1/ 2/

Device type	SEP	T <sub>C</sub> = temperature ±10°C	Vcc	Effective LET
03	No SEL	+125°C	Bias V <sub>CC</sub> = 5.5 V	≤ 93 MeV-cm²/mg

- 1/ For SEP test conditions, see 4.4.4.2 herein.
- Z/ Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89734
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 8

Device types	01,	03	0	2
Case outlines	C, D, X	2	R	2
Terminal number		Terminal symbol		
1	1A	NC	1Y	Vcc
2	1Y	1A	2Y	NC
3	2A	1Y	3Y	3A
4	2Y	2A	GND	2A
5	3A	NC	GND	1A
6	3Y	2Y	GND	1Y
7	GND	NC	GND	2Y
8	4Y	3A	4Y	3Y
9	4A	3Y	5Y	GND
10	5Y	GND	6Y	GND
11	5A	NC	6A	GND
12	6Y	6Y	5A	GND
13	6A	6A	4A	4Y
14	Vcc	5Y	NC	5Y
15		NC	Vcc	6Y
16		5A	$V_{CC}$	6A
17		NC	NC	5A
18		4Y	3A	4A
19		4A	2A	NC
20		Vcc	1A	Vcc

NC = No internal connection.

Pin description			
Terminal symbol	Description		
mA (m = 1 to 6)	Data inputs		
mY (m = 1 to 6)	Data outputs		

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89734
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 9

Inputs	Outputs
H	L
L	H

H = High voltage level L = Low voltage level

FIGURE 2. Truth table.






FIGURE 3. Logic diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89734
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	10





### NOTES:

- $C_L$  = 50 pF per table I (includes test jig and probe capacitance).  $R_T$  = 50 $\Omega$ ,  $R_L$  = 500 $\Omega$  or equivalent.
- Input signal from pulse generator:  $V_{IN} = 0.0 \text{ V}$  to 3.0 V; PRR  $\leq$  10 MHz;  $t_r \leq$  3.0 ns;  $t_r \leq$  3.0 measured from 0.3 V to 2.7 V and from 2.7 V to 0.3 V, respectively; duty cycle = 50 percent.
- 4. Timing parameters shall be tested at a minimum input frequency of 1MHz.
- The outputs are measured one at a time with one transition per measurement. 5.

FIGURE 4. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89734
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	11

### 4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

#### 4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
  - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015.
  - (2)  $T_A = +125^{\circ}C$ , minimum.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.

### 4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

### 4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c. C<sub>IN</sub> and C<sub>PD</sub> shall be measured only for initial qualification and after process or design changes which may affect capacitance. C<sub>IN</sub> shall be measured between the designated terminal and GND at a frequency of 1 MHz. C<sub>PD</sub> shall be tested in accordance with the latest revision of JESD20 and table IA herein. For C<sub>IN</sub> and C<sub>PD</sub>, test all applicable pins on five devices with zero failures.
- d. Latch-up tests are required for device class V. These tests shall be performed only for initial qualification and after process or design changes which may affect the performance of the device. Latch-up tests shall be considered destructive. For latch-up tests, test all applicable pins on five devices with zero failures.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89734
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	12

## TABLE IIA. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	(in acco	ogroups ordance with 8535, table III)
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>2</u> / <u>3</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	<u>3</u> / 1, 2, 3, 7,8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

<sup>1/</sup> PDA applies to subgroup 1.

TABLE IIB. Burn-in and operating life test, delta parameters (+25°C).

Parameter 1/	Symbol	Device type	Delta limits
Supply current	Icc	01 <u>2</u> /	±100 nA
		03	±150 nA
Supply current delta	$\Delta I_{CC}$	03	±0.4 mA
Input current low level	lı∟	03	±20 nA
Input current high level	Іін	03	±20 nA
Output voltage low level $V_{CC} = 5.5 \text{ V}$ , $I_{OL} = 24 \text{ mA}$	VoL	03	±0.04 V
Output voltage high level V <sub>CC</sub> = 5.5 V, I <sub>OH</sub> = -24 mA	V <sub>ОН</sub>	03	±0.20 V

<sup>1/</sup> These parameters shall be recorded before and after the required burn-in and life test to determine delta limits.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89734
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 13

<sup>2/</sup> PDA applies to subgroups 1, 7, and deltas.

<sup>3/</sup> Delta limits, as specified in table IIB, shall be required where specified, and the delta limits shall be completed with reference to the zero hour electrical parameters.

<sup>2/</sup> Guaranteed, if not tested.

- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
  - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
  - b.  $T_A = +125$ °C, minimum.
  - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
  - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
  - a. End-point electrical parameters shall be as specified in table IIA herein.
  - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table IA at T<sub>A</sub> = +25°C, after exposure, to the subgroups specified in table IIA herein.
- 4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, method 1019 condition A, and as specified herein.

Device type 03:

- a. Inputs tested high,  $V_{CC} = 5.5 \text{ V}$  dc  $\pm 5\%$ ,  $V_{IN} = 5.0 \text{ V}$  dc  $\pm 10\%$ ,  $R_{IN} = 1 \text{ k}\Omega \pm 20\%$ , and all outputs are open.
- b. Inputs tested low,  $V_{CC}$  = 5.5 V dc ±5%,  $V_{IN}$  = 0.0 V dc,  $R_{IN}$  = 1 k $\Omega$  ±20%, and all outputs are open.
- 4.4.4.1.1 <u>Accelerated annealing testing</u>. Accelerated annealing testing shall be performed on all devices requiring a RHA level greater than 5k rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table IA herein and shall be the pre-irradiation end-point electrical parameter limits at  $25^{\circ}$ C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
- 4.4.4.2 <u>Single event phenomena (SEP)</u>. When specified in the purchase order or contract, SEP testing shall be required on class V devices. SEP testing shall be performed on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. Test four devices with zero failures. ASTM F1192 may be used as a guideline when performing SEP testing. The test conditions for SEP are as follows:
  - a. The ion beam angle of incidence shall be between normal to the die surface and  $60^{\circ}$  to the normal, inclusive (i.e.  $0^{\circ} \le \text{angle} \le 60^{\circ}$ ). No shadowing of the ion beam due to fixturing or package related effects is allowed.
  - b. The fluence shall be  $\geq 100$  errors or  $\geq 10^7$  ions/cm<sup>2</sup>.
  - c. The flux shall be between 10² and 10⁵ ions/cm²/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
  - d. The particle range shall be  $\geq$  20 micron in silicon.
  - e. The test temperature shall be  $+25^{\circ}$ C for the upset measurements and the maximum rated operating temperature  $\pm 10^{\circ}$ C for the latch-up measurements.
  - f. Bias conditions shall be defined by the manufacturer for the latch-up measurements.
  - g. For SEP test limits, see table IB herein.


STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89734
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	14

- 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
- 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
  - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
  - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
  - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in MIL-HDBK-103 and QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime-VA.
- 6.7 <u>Additional information.</u> When specified in the purchase order or contract, a copy of the following additional data shall be supplied.
  - a. RHA upset levels.
  - b. Test conditions (SEP).
  - c. Number of upsets (SEU).
  - d. Number of transients (SET).
  - e. Occurrence of latch-up (SEL).

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89734
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	15

### A.1 SCOPE

- A.1.1 <u>Scope</u>. This appendix establishes minimum requirements for microcircuit die to be supplied under the Qualified Manufacturers List (QML) Program. QML microcircuit die meeting the requirements of MIL-PRF-38535 and the manufacturers approved QM plan for use in monolithic microcircuits, multi-chip modules (MCMs), hybrids, electronic modules, or devices using chip and wire designs in accordance with MIL-PRF-38534 are specified herein. Two product assurance classes consisting of military high reliability (device class Q) and space application (device class V) are reflected in the Part or Identification Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
  - A.1.2 PIN. The PIN is as shown in the following example:



- A.1.2.1 RHA designator. Device classes Q and V RHA identified die meet the MIL-PRF-38535 specified RHA levels. A dash (-) indicates a non-RHA die.
  - A.1.2.2 Device type(s). The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
03	54ACT04	Hex inverter, TTL compatible inputs

A.1.2.3 <u>Device class designator</u>. Device class Q designator will not be included in the PIN and will not be marked on the device since the device class designator has been added after the original issuance of this drawing.

Device class

Device requirements documentation

Q or V

Certification and qualification to the die requirements of MIL-PRF-38535

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89734
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	16

A.1.2.4 <u>Die details</u>. The die details designation is a unique letter which designates the die's physical dimensions, bonding pad location(s) and related electrical function(s), interface materials, and other assembly related information, for each product and variant supplied to this appendix.

A.1.2.4.1 Die physical dimensions.

<u>Die type</u> <u>Figure number</u>

03 A-1

A.1.2.4.2 Die bonding pad locations and electrical functions.

<u>Die type</u> <u>Figure number</u>

03 A-1

A.1.2.4.3 Interface materials.

<u>Die type</u> <u>Figure number</u>

03 A-1

A.1.2.4.4 Assembly related information.

<u>Die type</u> <u>Figure number</u>

03 A-1

- A.1.3 Absolute maximum ratings. See paragraph 1.3 herein for details.
- A.1.4 Recommended operating conditions. See paragraph 1.4 herein for details.

STANDARD			
MICROCIRCUIT DRAWING			
DLA LAND AND MARITIME			
COLUMBUS, OHIO 43218-3990			

SIZE <b>A</b>		5962-89734
	REVISION LEVEL G	SHEET 17

#### A.2. APPLICABLE DOCUMENTS

A.2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standard, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

#### DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

#### DEPARTMENT OF DEFENSE STANDARD

MIL-STD-883 - Test Method Standard Microcircuits.

### DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.
MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <a href="https://assist.dla.mil/quicksearch/">https://assist.dla.mil/quicksearch/</a> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

A.2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

#### A.3 REQUIREMENTS

- A.3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- A.3.2 <u>Design, construction and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein and the manufacturer's QM plan for device classes Q and V.
  - A.3.2.1 Die physical dimensions. The die physical dimensions shall be as specified in A.1.2.4.1 and on figure A-1.
- A.3.2.2 <u>Die bonding pad locations and electrical functions</u>. The die bonding pad locations and electrical functions shall be as specified in A.1.2.4.2 and on figure A-1.
  - A.3.2.3 Interface materials. The interface materials for the die shall be as specified in A.1.2.4.3 and on figure A-1.
  - A.3.2.4 Assembly related information. The assembly related information shall be as specified in A.1.2.4.4 and on figure A-1.
  - A.3.2.5 Truth table. The truth table shall be as defined in paragraph 3.2.3 herein.
  - A.3.2.6 Radiation exposure circuit. The radiation exposure circuit shall be as defined in paragraph 3.2.6 herein.
- A.3.3 <u>Electrical performance characteristics and post-irradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post-irradiation parameter limits are as specified in table IA of the body of this document.
- A.3.4 <u>Electrical test requirements</u>. The wafer probe test requirements shall include functional and parametric testing sufficient to make the packaged die capable of meeting the electrical performance requirements in table IA.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89734
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	18

- A.3.5 <u>Marking</u>. As a minimum, each unique lot of die, loaded in single or multiple stack of carriers, for shipment to a customer, shall be identified with the wafer lot number, the certification mark, the manufacturer's identification and the PIN listed in A.1.2 herein. The certification mark shall be a "QML" or "Q" as required by MIL-PRF-38535.
- A.3.6 <u>Certification of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see A.6.4 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this appendix shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and the requirements herein.
- A.3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuit die delivered to this drawing.

#### A.4 VERIFICATION

- A.4.1 <u>Sampling and inspection</u>. For device classes Q and V, die sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modifications in the QM plan shall not affect the form, fit, or function as described herein.
- A.4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and as defined in the manufacturer's QM plan. As a minimum, it shall consist of:
  - a. Wafer lot acceptance for class V product using the criteria defined in MIL-STD-883, method 5007.
  - b. 100% wafer probe (see paragraph A.3.4 herein).
  - c. 100% internal visual inspection to the applicable class Q or V criteria defined in MIL-STD-883, method 2010 or the alternate procedures allowed in MIL-STD-883, method 5004.

#### A.4.3 Conformance inspection.

A.4.3.1 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be identified as radiation assured (see A.3.5 herein). RHA levels for device classes Q and V shall be as specified in MIL-PRF-38535. End point electrical testing of packaged die shall be as specified in table IIA herein. Group E tests and conditions are as specified in paragraphs 4.4.4 herein.


#### A.5 DIE CARRIER

A.5.1 <u>Die carrier requirements</u>. The requirements for the die carrier shall be accordance with the manufacturer's QM plan or as specified in the purchase order by the acquiring activity. The die carrier shall provide adequate physical, mechanical and electrostatic protection.

### A.6 NOTES

- A.6.1 <u>Intended use</u>. Microcircuit die conforming to this drawing are intended for use in microcircuits built in accordance with MIL-PRF-38535 or MIL-PRF-38534 for government microcircuit applications (original equipment), design applications, and logistics purposes.
- A.6.2 <u>Comments</u>. Comments on this appendix should be directed to DLA Land and Maritime-VA, P.O. Box 3990, Columbus, Ohio 43218-3990 or telephone (614) 692-0540.
- A.6.3 <u>Abbreviations, symbols and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
- A.6.4 <u>Sources of supply for device classes Q and V.</u> Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed within QML-38535 have submitted a certificate of compliance (see A.3.6 herein) to DLA Land and Maritime -VA and have agreed to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89734
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	19



Pad size: Pad numbers 1 to 6 and 8 to 13: 100 x 100 µm

Pad numbers 7 (GND) and 14 (V<sub>CC</sub>):  $100 \times 280 \mu m$ 

NOTE: Pad numbers reflect terminal numbers when placed in case outline X (see figure 1).

FIGURE A-1 Die bonding pad locations and electrical functions.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89734
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 20

Die physical dimensions.

 $1941.2 \; x \; 1577.2 \; \mu m$ Die size:

Die thickness:  $285 \pm \! 25 \; \mu\text{m}$ 

Interface materials.

Al Si Cu Top metallization:  $0.85 \mu m$ 

Backside metallization: None

Glassivation.

Type: P. Vapox + Nitride Thickness:  $0.5 \ \mu m - 0.7 \ \mu m$ 

Substrate: Silicon

Assembly related information.

Substrate potential: Floating or tied to GND

Special assembly instructions: Bond pad #14 (Vcc) first

FIGURE A-1 Die bonding pad locations and electrical functions - Continued.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		5962-89734
		REVISION LEVEL G	SHEET 21

### STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 17-01-26

Approved sources of supply for SMD 5962-89734 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at <a href="https://landandmaritimeapps.dla.mii/Programs/Smcr/">https://landandmaritimeapps.dla.mii/Programs/Smcr/</a>.

Standard microcircuit drawing PIN 1/         Vendor CAGE number         Vendor similar pIN 2/           5962-8973401CA         01295         SNJ54ACT04J           5962-8973401DA         01295         SNJ54ACT04W           5962-89734012A         01295         SNJ54ACT04W           5962-8973401VCA         01295         SNJ54ACT04FK           0C7V7         54ACTQ04LMQB           5962-8973401VCA         3/         54ACTQ04LMQB           5962-8973401VDA         3/         54ACTQ04W-QMLV           01295         SNV54ACT04J           5962-8973401VDA         3/         54ACTQ04W-QMLV           01295         SNV54ACT04W           5962-8973401V2A         3/         54ACTQ04W-QMLV           5962-8973401V2A         3/         54ACTQ04E-QMLV           5962-8973402PA         3V146         54ACT11004/BRA           5962-8973403XA         3/         54ACT04K02Q           5962-8973403XA         3/         54ACT04K02V           5962-8973403XC         3/         54ACT04K01Q           5962F8973403XA         F8859         RHFACT04D03Q           5962F8973403XC         F8859         RHFACT04D04V           5962F8973403VC         F8859         RHFACT04D04V           5962F89734			1
0C7V7         54ACTQ04DMQB           5962-8973401DA         01295         SNJ54ACT04W           0C7V7         54ACTQ04FMQB           5962-89734012A         01295         SNJ54ACT04FK           0C7V7         54ACTQ04LMQB           5962-8973401VCA         3///01295         5NV54ACT04J           5962-8973401VDA         3///01295         5NV54ACT04J           5962-8973401VA         3///01295         5NV54ACT04W           5962-8973401VA         3///01295         5NV54ACT04W           5962-8973401VA         3///01295         5NV54ACT04W           5962-8973402RA         3V146         54ACT1004/BRA           5962-8973403XA         3///0146         54ACT11004/BRA           5962-8973403XA         3///0146         54ACT04K02Q           5962-8973403XA         3///0146         54ACT04K02Q           5962-8973403XC         3///0146         54ACT04K01Q           5962-8973403XC         3///0146         54ACT04K01Q           5962-8973403XC         3///0146         54ACT04K01V           5962F8973403XA         F8859         RHFACT04K02Q           5962F8973403XC         F8859         RHFACT04K01Q           5962F8973403VCA         F8859         RHFACT04K02V	microcircuit drawing	CAGE	similar
5962-8973401DA         01295         SNJ54ACT04W           0C7V7         54ACTQ04FMQB           5962-89734012A         01295         SNJ54ACT04FK           0C7V7         54ACTQ04LMQB           5962-8973401VCA         3/         54ACTQ04J-QMLV           01295         SNV54ACT04J           5962-8973401VDA         3/         54ACTQ04W-QMLV           01295         SNV54ACT04W           5962-8973401V2A         3/         54ACTQ04E-QMLV           5962-8973402RA         3V146         54ACT11004/BRA           5962-8973403XA         3/         54ACT04K02Q           5962-8973403XA         3/         54ACT04K02V           5962-8973403VXA         3/         54ACT04K01Q           5962-8973403VXC         3/         54ACT04K01V           5962F8973403VXC         3/         54ACT04K01V           5962F8973403XA         F8859         RHFACT04D03Q           5962F8973403XC         F8859         RHFACT04K01Q           5962F8973403VCA         F8859         RHFACT04D03V           5962F8973403VXA         F8859         RHFACT04K01V           5962F8973403VXA         F8859         RHFACT04K02V           5962F8973403VXA         F8859         RHFACT04K02V	5962-8973401CA	01295	SNJ54ACT04J
5862-89734012A         0C7V7         54ACTQ04FMQB           5962-8973401VCA         3/         54ACTQ04LMQB           5962-8973401VCA         3/         54ACTQ04J-QMLV           01295         SNV54ACT04J           5962-8973401VDA         3/         54ACTQ04W-QMLV           5962-8973401V2A         3/         54ACTQ04E-QMLV           5962-8973402RA         3V146         54ACT11004/BRA           5962-8973402A         3V146         54ACT11004/BRA           5962-8973403XA         3/         54ACT04K02Q           5962-8973403XA         3/         54ACT04K01Q           5962-8973403VXC         3/         54ACT04K01Q           5962-8973403VXC         3/         54ACT04K01V           5962F8973403C         F8859         RHFACT04D04Q           5962F8973403XA         F8859         RHFACT04K01Q           5962F8973403VCA         F8859         RHFACT04K01Q           5962F8973403VXA         F8859         RHFACT04D04V           5962F8973403VXA         F8859         RHFACT04D03V           5962F8973403VXA         F8859         RHFACT04K02V           5962F8973403VXA         F8859         RHFACT04K02V           5962F8973403VXA         F8859         <		0C7V7	54ACTQ04DMQB
5962-89734012A         01295         SNJ54ACT04FK           0C7V7         54ACTQ04LMQB           5962-8973401VCA         3/         54ACTQ04J-QMLV           01295         SNV54ACT04J           5962-8973401VDA         3/         54ACTQ04W-QMLV           5962-8973401V2A         3/         54ACTQ04E-QMLV           5962-8973402RA         3V146         54ACT11004/BRA           5962-8973403XA         3/         54ACT04K02Q           5962-8973403XA         3/         54ACT04K02V           5962-8973403VXA         3/         54ACT04K01Q           5962-8973403VXC         3/         54ACT04K01V           5962-8973403VXC         3/         54ACT04K01V           5962F8973403CC         F8859         RHFACT04D04Q           5962F8973403XA         F8859         RHFACT04K02Q           5962F8973403XC         F8859         RHFACT04K01Q           5962F8973403VCA         F8859         RHFACT04D04V           5962F8973403VXA         F8859         RHFACT04D03V           5962F8973403VXA         F8859         RHFACT04K02V           5962F8973403VXA         F8859         RHFACT04K02V           5962F8973403VXA         F8859         RHFACT04K02V           5962F8973403VXA <td>5962-8973401DA</td> <td>01295</td> <td>SNJ54ACT04W</td>	5962-8973401DA	01295	SNJ54ACT04W
0C7V7         54ACTQ04LMQB           5962-8973401VCA         3/         54ACTQ04J-QMLV           01295         SNV54ACT04J           5962-8973401VDA         3/         54ACTQ04W-QMLV           5962-8973401V2A         3/         54ACTQ04E-QMLV           5962-8973402RA         3V146         54ACT11004/BRA           5962-8973402A         3V146         54ACT11004/B2A           5962-8973403XA         3/         54ACT04K02Q           5962-8973403XA         3/         54ACT04K01Q           5962-8973403XC         3/         54ACT04K01Q           5962-8973403XC         3/         54ACT04K01V           5962F8973403CC         F8859         RHFACT04D04Q           5962F8973403XC         F8859         RHFACT04K01Q           5962F8973403VCA         F8859         RHFACT04K01Q           5962F8973403VCA         F8859         RHFACT04D04V           5962F8973403VXA         F8859         RHFACT04D03V           5962F8973403VXA         F8859         RHFACT04K02V           5962F8973403VXA         F8859         RHFACT04K01V		0C7V7	54ACTQ04FMQB
5962-8973401VCA         3// 01295         54ACTQ04J-QMLV           5962-8973401VDA         3// 01295         54ACTQ04W-QMLV           5962-8973401V2A         3// 01295         54ACTQ04E-QMLV           5962-8973401V2A         3// 0146         54ACT11004/BRA           5962-8973402RA         3V146         54ACT11004/B2A           5962-8973403XA         3// 04         54ACT04K02Q           5962-8973403XA         3// 04         54ACT04K01Q           5962-8973403XC         3// 04         54ACT04K01Q           5962-8973403XC         3// 04         54ACT04K01Q           5962-8973403XC         3// 04         54ACT04K01Q           5962-8973403XC         7         54ACT04K01Q           5962-8973403XA         7         54ACT04K01Q<	5962-89734012A	01295	SNJ54ACT04FK
01295         SNV54ACT04J           5962-8973401VDA         3/         54ACTQ04W-QMLV           5962-8973401V2A         3/         54ACTQ04E-QMLV           5962-8973402RA         3V146         54ACT11004/BRA           5962-89734022A         3V146         54ACT11004/B2A           5962-8973403XA         3/         54ACT04K02Q           5962-8973403VXA         3/         54ACT04K01Q           5962-8973403XC         3/         54ACT04K01Q           5962-8973403VXC         3/         54ACT04K01V           5962F8973403VC         3/         54ACT04K01V           5962F8973403C         F8859         RHFACT04D03Q           5962F8973403XA         F8859         RHFACT04K01Q           5962F8973403VCA         F8859         RHFACT04D04V           5962F8973403VXA         F8859         RHFACT04D03V           5962F8973403VXA         F8859         RHFACT04D03V           5962F8973403VXA         F8859         RHFACT04K02V           5962F8973403VXA         F8859         RHFACT04K01V		0C7V7	54ACTQ04LMQB
5962-8973401VDA         3// 01295         54ACTQ04W-QMLV           5962-8973401V2A         3// 54ACTQ04E-QMLV           5962-8973402RA         3V146         54ACT11004/BRA           5962-89734022A         3V146         54ACT11004/B2A           5962-8973403XA         3// 54ACT04K02Q         5962-8973403VXA           5962-8973403VXA         3// 3// 54ACT04K01Q         54ACT04K01Q           5962-8973403VXC         3// 3// 54ACT04K01Q         54ACT04K01Q           5962-8973403VXC         3// 54ACT04K01Q         54ACT04K01Q           5962-8973403VXC         3// 54ACT04K01Q         54ACT04K01Q           5962-8973403VXA         F8859         RHFACT04D03Q           5962-8973403VXA         F8859         RHFACT04K01Q           5962-8973403VXA         F8859         RHFACT04D03V           5962-8973403VXA         F8859         RHFACT04D03V           5962-8973403VXA         F8859         RHFACT04K02V           5962-8973403VXA         F8859         RHFACT04K01V	5962-8973401VCA	<u>3</u> /	54ACTQ04J-QMLV
01295 SNV54ACT04W  5962-8973401V2A 3/ 54ACTQ04E-QMLV  5962-8973402RA 3V146 54ACT11004/BRA  5962-8973403XA 3/ 54ACT04K02Q  5962-8973403XA 3/ 54ACT04K02V  5962-8973403XC 3/ 54ACT04K01Q  5962-8973403VC 3/ 54ACT04K01V  5962F8973403CC F8859 RHFACT04D04Q  5962F8973403XC F8859 RHFACT04K01Q  5962F8973403XC F8859 RHFACT04D03Q  5962F8973403XC F8859 RHFACT04K01Q  5962F8973403XC F8859 RHFACT04K01Q  5962F8973403XC F8859 RHFACT04K01Q  5962F8973403VC F8859 RHFACT04D04V  5962F8973403VCA F8859 RHFACT04D04V  5962F8973403VCA F8859 RHFACT04D03V  5962F8973403VXA F8859 RHFACT04K01V		01295	SNV54ACT04J
5962-8973401V2A         3/         54ACTQ04E-QMLV           5962-8973402RA         3V146         54ACT11004/BRA           5962-89734022A         3V146         54ACT11004/B2A           5962-8973403XA         3/         54ACT04K02Q           5962-8973403VXA         3/         54ACT04K01Q           5962-8973403XC         3/         54ACT04K01Q           5962-8973403VXC         3/         54ACT04K01V           5962F8973403VXC         8859         RHFACT04D04Q           5962F8973403XA         F8859         RHFACT04K01Q           5962F8973403XC         F8859         RHFACT04K01Q           5962F8973403VCA         F8859         RHFACT04D04V           5962F8973403VXA         F8859         RHFACT04D03V           5962F8973403VXA         F8859         RHFACT04D03V           5962F8973403VXA         F8859         RHFACT04K02V           5962F8973403VXA         F8859         RHFACT04K01V	5962-8973401VDA	<u>3</u> /	54ACTQ04W-QMLV
5962-8973402RA         3V146         54ACT11004/BRA           5962-89734022A         3V146         54ACT11004/B2A           5962-8973403XA         3/         54ACT04K02Q           5962-8973403VXA         3/         54ACT04K01Q           5962-8973403XC         3/         54ACT04K01Q           5962-8973403VXC         3/         54ACT04K01V           5962F8973403CA         F8859         RHFACT04D04Q           5962F8973403CC         F8859         RHFACT04K02Q           5962F8973403XA         F8859         RHFACT04K01Q           5962F8973403VCA         F8859         RHFACT04D04V           5962F8973403VXA         F8859         RHFACT04D03V           5962F8973403VXA         F8859         RHFACT04D03V           5962F8973403VXA         F8859         RHFACT04K02V           5962F8973403VXA         F8859         RHFACT04K01V		01295	SNV54ACT04W
5962-89734022A         3V146         54ACT11004/B2A           5962-8973403XA         3/         54ACT04K02Q           5962-8973403VXA         3/         54ACT04K02V           5962-8973403XC         3/         54ACT04K01Q           5962-8973403VXC         3/         54ACT04K01V           5962F8973403CA         F8859         RHFACT04D04Q           5962F8973403CC         F8859         RHFACT04D03Q           5962F8973403XA         F8859         RHFACT04K01Q           5962F8973403VCA         F8859         RHFACT04D04V           5962F8973403VCA         F8859         RHFACT04D03V           5962F8973403VXA         F8859         RHFACT04K02V           5962F8973403VXC         F8859         RHFACT04K01V	5962-8973401V2A	<u>3</u> /	54ACTQ04E-QMLV
5962-8973403XA         3/         54ACT04K02Q           5962-8973403VXA         3/         54ACT04K02V           5962-8973403XC         3/         54ACT04K01Q           5962-8973403VXC         3/         54ACT04K01V           5962F8973403CA         F8859         RHFACT04D04Q           5962F8973403CC         F8859         RHFACT04D03Q           5962F8973403XA         F8859         RHFACT04K01Q           5962F8973403XC         F8859         RHFACT04K01Q           5962F8973403VCA         F8859         RHFACT04D03V           5962F8973403VXA         F8859         RHFACT04K02V           5962F8973403VXA         F8859         RHFACT04K01V	5962-8973402RA	3V146	54ACT11004/BRA
5962-8973403VXA         3/         54ACT04K02V           5962-8973403XC         3/         54ACT04K01Q           5962-8973403VXC         3/         54ACT04K01V           5962F8973403CA         F8859         RHFACT04D04Q           5962F8973403CC         F8859         RHFACT04D03Q           5962F8973403XA         F8859         RHFACT04K01Q           5962F8973403VCA         F8859         RHFACT04D04V           5962F8973403VCA         F8859         RHFACT04D03V           5962F8973403VXA         F8859         RHFACT04K02V           5962F8973403VXC         F8859         RHFACT04K01V	5962-89734022A	3V146	54ACT11004/B2A
5962-8973403XC         3/         54ACT04K01Q           5962-8973403VXC         3/         54ACT04K01V           5962F8973403CA         F8859         RHFACT04D04Q           5962F8973403CC         F8859         RHFACT04D03Q           5962F8973403XA         F8859         RHFACT04K02Q           5962F8973403XC         F8859         RHFACT04K01Q           5962F8973403VCA         F8859         RHFACT04D04V           5962F8973403VCA         F8859         RHFACT04D03V           5962F8973403VXA         F8859         RHFACT04K02V           5962F8973403VXC         F8859         RHFACT04K01V	5962-8973403XA	<u>3</u> /	54ACT04K02Q
5962-8973403VXC         3/         54ACT04K01V           5962F8973403CA         F8859         RHFACT04D04Q           5962F8973403CC         F8859         RHFACT04D03Q           5962F8973403XA         F8859         RHFACT04K02Q           5962F8973403XC         F8859         RHFACT04K01Q           5962F8973403VCA         F8859         RHFACT04D04V           5962F8973403VCC         F8859         RHFACT04D03V           5962F8973403VXA         F8859         RHFACT04K02V           5962F8973403VXC         F8859         RHFACT04K01V	5962-8973403VXA	<u>3</u> /	54ACT04K02V
5962F8973403CA         F8859         RHFACT04D04Q           5962F8973403CC         F8859         RHFACT04D03Q           5962F8973403XA         F8859         RHFACT04K02Q           5962F8973403XC         F8859         RHFACT04K01Q           5962F8973403VCA         F8859         RHFACT04D04V           5962F8973403VCC         F8859         RHFACT04D03V           5962F8973403VXA         F8859         RHFACT04K02V           5962F8973403VXC         F8859         RHFACT04K01V	5962-8973403XC	<u>3</u> /	54ACT04K01Q
5962F8973403CC         F8859         RHFACT04D03Q           5962F8973403XA         F8859         RHFACT04K02Q           5962F8973403XC         F8859         RHFACT04K01Q           5962F8973403VCA         F8859         RHFACT04D04V           5962F8973403VCC         F8859         RHFACT04D03V           5962F8973403VXA         F8859         RHFACT04K02V           5962F8973403VXC         F8859         RHFACT04K01V	5962-8973403VXC	<u>3</u> /	54ACT04K01V
5962F8973403XA         F8859         RHFACT04K02Q           5962F8973403XC         F8859         RHFACT04K01Q           5962F8973403VCA         F8859         RHFACT04D04V           5962F8973403VCC         F8859         RHFACT04D03V           5962F8973403VXA         F8859         RHFACT04K02V           5962F8973403VXC         F8859         RHFACT04K01V	5962F8973403CA	F8859	RHFACT04D04Q
5962F8973403XC         F8859         RHFACT04K01Q           5962F8973403VCA         F8859         RHFACT04D04V           5962F8973403VCC         F8859         RHFACT04D03V           5962F8973403VXA         F8859         RHFACT04K02V           5962F8973403VXC         F8859         RHFACT04K01V	5962F8973403CC	F8859	RHFACT04D03Q
5962F8973403VCA         F8859         RHFACT04D04V           5962F8973403VCC         F8859         RHFACT04D03V           5962F8973403VXA         F8859         RHFACT04K02V           5962F8973403VXC         F8859         RHFACT04K01V	5962F8973403XA	F8859	RHFACT04K02Q
5962F8973403VCC         F8859         RHFACT04D03V           5962F8973403VXA         F8859         RHFACT04K02V           5962F8973403VXC         F8859         RHFACT04K01V	5962F8973403XC	F8859	RHFACT04K01Q
5962F8973403VXA F8859 RHFACT04K02V 5962F8973403VXC F8859 RHFACT04K01V	5962F8973403VCA	F8859	RHFACT04D04V
5962F8973403VXC F8859 RHFACT04K01V	5962F8973403VCC	F8859	RHFACT04D03V
	5962F8973403VXA	F8859	RHFACT04K02V
5962F8973403V9A F8859 ACT04DIE2V	5962F8973403VXC	F8859	RHFACT04K01V
<u> </u>	5962F8973403V9A	F8859	ACT04DIE2V

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

# STANDARD MICROCIRCUIT DRAWING BULLETIN - Continued.

DATE: 17-01-26

Vendor CAGE <u>number</u>	Vendor name <u>and address</u>
01295	Texas Instruments, Inc. Semiconductor Group 8505 Forest Lane P.O. Box 660199 Dallas, TX 75243
0C7V7	e2v, inc. dba QP Semiconductor, Inc. 765 Sycamore Drive Milpitas, CA 95035
F8859	ST Microelectronics 3 rue de Suisse BP4199 35041 RENNES cedex2-FRANCE
3V146	Rochester Electronics 16 Malcolm Hoyt Drive Newburyport, MA 01950

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.