




#### **16Gbps 4-Channel ReDriver with Linear Equalization**

# Features

- → 2.5 to 16 Gbps Serial Link with Linear Equalizer
- → Supports SAS3/ IB FDR/ PCIe4/ UPI Protocols
- → Supporting Four Differential Channels
- → Independent Channel Configuration of Receiver Equalization, Output Swing, and Flat Gain
- → Rate and Coding Agnostic
- → Transparent to Link Training, Idle, OOB
- $\rightarrow$  Pin Strap and I<sup>2</sup>C Selectable Device Programming
- $\rightarrow$  3-bit Selectable Address bit for I<sup>2</sup>C
- → Supply Voltage: 3.3V±0.3V
- → Industrial Temperature Range: -40°C to 85°C
- $\rightarrow$  Pin Strap Value Latched into I<sup>2</sup>C Register
- → Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- → Halogen and Antimony Free. "Green" Device (Note 3)
- → Packaging (Pb-free & Green):
  - 42-contact TQFN (9mm × 3.5mm)

# **Pin Configuration (Top-Side View)**



# Description

Diodes' PI3EQX16904GL is a multi-data rate, four differential channel ReDriver<sup>™</sup>. The device provides programmable linear equalization, output swing, and flat gain, by either pin strapping option or I<sup>2</sup>C Control, to optimize performance over a variety of physical mediums by reducing intersymbol interference.


PI3EQX16904GL supports four 100 $\Omega$  differential CML data I/Os and extends the signals across other distant data pathways on the user's platform.

The integrated equalization circuitry provides flexibility with signal integrity of the signal before the ReDriver, whereas the integrated linear amplifier/buffer circuitry provides flexibility with signal integrity of the signal after the ReDriver.

# **Applications**

- → Networking
- → Enterprise
- → Server
- → Storage

# **Block Diagram**



#### Notes:

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free. 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.





# **Pin Description**

Pin #	Pin Name	Туре	Description
Data Signals			
4	A0RX+	Ι	CML inputs for Channel A0 with internal 50 $\Omega$ pullup and~78K $\Omega$ to Vbias Rx
5	A0RX-	Ι	otherwise.
35	A0TX+	0	CML outputs for Channel A0 with internal 50 $\Omega$ pullup, 4K $\Omega$ to Vbias Tx, or high
34	A0TX-	0	impedance.
7	A1RX+	Ι	CML inputs for Channel A1 with internal 50 $\Omega$ pullup and ~78K $\Omega$ to Vbias Rx other-
8	A1RX-	Ι	wise.
32	A1TX+	Ο	CML outputs for Channel A1 with internal 50 $\Omega$ pullup, 4K $\Omega$ to Vbias Tx, or high
31	A1TX-	0	impedance.
10	A2RX+	Ι	CML inputs for Channel A2 with internal 50 $\Omega$ pullup and ~78K $\Omega$ to Vbias Rx other-
11	A2RX-	Ι	wise.
29	A2TX+	0	CML outputs for Channel A2 with internal 50 $\Omega$ pullup, 4K $\Omega$ to Vbias Tx, or high
28	A2TX-	0	impedance.
13	A3RX+	Ι	CML inputs for Channel A3 with internal 50 $\Omega$ pullup and ~78K $\Omega$ to Vbias Rx other-
14	A3RX-	Ι	wise.
26	A3TX+	Ο	CML outputs for Channel A3 with internal 50 $\Omega$ pullup, 4K $\Omega$ to Vbias Tx, or high
25	A3TX-	0	impedance.
<b>Control Signals</b>	3		
19	SCL	I/O	$I^2C$ SCL Clock. In Master mode (ENI2C floating), SCL is an output. Otherwise it is an input.
18	SDA	I/O	I <sup>2</sup> C SDA data input/output.
42, 41, 17	AD[3:1]	Ι	I <sup>2</sup> C programmable address bits with internal 300k $\Omega$ pullup.
20	PRSNT#	Ι	This pin is active in both PIN mode (ENI2C=LOW) and I <sup>2</sup> C mode (ENI2C=HIGH). Cable present detect input. This pin has internal 300K $\Omega$ pullup. When HIGH, a cable is not present, and the device is put in lower power mode. When LOW, the device is enabled and in normal operation.
21	ENI2C	Ι	When LOW, each channel is programmed by the external pin voltage. When HIGH, each channel is programmed by the data stored in the I <sup>2</sup> C bus. When floating, Master mode (Read External EEPROM). Input with 150K $\Omega$ pullup and down.
1, 40, 39	EQ[2:0]	Ι	Inputs with internal 300k $\Omega$ pullup. This pins set the amount of Equalizer Boost in all channel when ENI2C is LOW.
2	SW1	Ι	Inputs with internal 300k $\Omega$ pullup. This pin sets the output Voltage Level in all channel when ENI2C is LOW.
38, 37	FG[1:0]	Ι	Inputs with internal 300K $\Omega$ pull up resistor. Sets the output flat gain level on all channels when ENI2C is LOW.
16	I2C_RESET#	Ι	Inputs with internal 300K $\Omega$ pull up resistor. Reset pin for I <sup>2</sup> C. When set LOW, the registers reset to default state.





# **Pin Description Cont.**

Pin #	Pin Name	Туре	Description
22	I2C_DONE	Ο	Valid register load status output, use for daisy chain master LOW = External EEPROM load failed HIGH = External EEPROM load passed
23	RXDET	Ι	This pin is active in both PIN mode(ENI2C=LOW) and I2C mode (ENI2C=HIGH). RXDET pin controls the receiver detect function. Tie High = Enable receiver detect to support PCIe3.0/PCIe4.0 and UPI interface Tie Low = Disable receiver detect to support SATA3/SAS3 interface, input is 50Ω to VDD RXDET pin has 300KΩ internal pullup
Power Pins			
3, 6, 9, 12, 15, 24, 27, 30, 33, 36	V <sub>CC</sub>	PWR	3.3V Supply Voltage
EP	GND	PWR	Exposed pad. Supply Ground.

Note: 1. Be sure to use good conductive adhesive to properly attach package Ground Pad to PCB pad. This is both for thermal nd electrical conduction.





# **Description of Operation**

# **Power Enable Function:**

One pin control or I2C control. When PRSNT# is set to HIGH, the IC goes into power down mode—both input and output termination set to 78K and high impedance respectively. Individual Channel Enabling is done through the I2C register programming.

# **Equalization Setting:**

EQ[2:0] are the selection pins for the equalization selection.

### **Table 1. Equalization Setting**

Equalizer Setting (dB)									
EQ2	EQ2 EQ1 EQ0 @1.25GHz @2.5GHz @4GHz @8GHz								
0	0	0	0.2	1.0	2.3	5.6			
0	0	1	0.2	1.1	2.6	6.2			
0	1	0	1.8	2.7	3.9	7.0			
0	1	1	2.1	3.3	4.8	8.5			
1	0	0	3.0	4.2	5.8	9.4			
1	0	1	3.2	4.6	6.5	10.4			
1	1	0	4.3	5.8	7.8	11.7			
1	1	1	4.5	6.5	8.8	13.0			

# Flat Gain Setting:

FG[1:0] are the selection bits for the DC gain. Table 2. Flat Gain Setting

Flat Gain Setting						
FG1 FG0 dB						
0	0	-3.5				
0	1	-2				
1	0	-0.5				
1	1	1				

# Swing Setting:

SW[1:0] are the selection bits for the output swing value. Table 3. Swing Setting

Output Swing Setting						
SW1 SW0 mVp-p						
0	0	800				
0	1	1000				
1	0	1100				
1	1	1200				

Note: 1. SW0 is from I2C, SW1 is from pin or I2C.





# I<sup>2</sup>C Programming

l <sup>2</sup> C Pro	ogrammi	ng							
Addres	s Assignme	nt							
Ae	5	A5	A4	A3	A2	A1	A0	R/W	
1		1	1	AD3	AD2	AD1	0	1=R, 0=W	
BYTE	) Reserved								
BYTE 1	Reserved								
BYTE 2	2								
Bit	Туре	Powerup	Condition	_		Control Af	fected	Comment	
7	R/W	0		_		A3 Powerdo	wn		
6	R/W	0		_		A2 Powerdo	wn		
5	R/W	0		_		A1 Powerdown A0 Powerdown			
4	R/W	0		_					
3	R/W	0		_		_		1 = Powerdown	
2	R/W	0		_		_			
1	R/W	0		_		_			
0	R/W	0		_		_			
BYTE 3	3					*		1	
Bit	Туре	Powerup	Condition	_		Control A	ffected	Comment	
7	R/W	0				_			
6	R/W	EQ2				EQ2		F 1:	
5	R/W	EQ1				EQ1		Equalizer	
4	R/W	EQ0		Cl		EQ0			
3	R/W	FG1		Channe	l A0 Configuration	FG1			
2	R/W	FG0				FG0		Flat Gain	

R/W

R/W

SW1

1

1

0

Swing

SW1

SW0






# I<sup>2</sup>C Programming Cont.

Bit	Туре	Powerup Condition	_	<b>Control Affected</b>	Comment	
7	R/W	0		_		
6	R/W	EQ2		EQ2	<b>P</b> 15	
5	R/W	EQ1		EQ1	Equalizer	
4	R/W	EQ0		EQ0	_	
3	R/W	FG1	Channel AI Configuration	FG1		
2	R/W	FG0		FG0	–Flat Gain	
1	R/W	SW1		SW1	0.1	
0	R/W	1		SW0	Swing	
BYTE 5	5	·	·			
Bit	Туре	Powerup Condition	_	Control Affected	Comment	
7	R/W	0		_		
6	R/W	EQ2		EQ2		
5	R/W	EQ1		Equalizer		
4	R/W	EQ0		EQ0		
3	R/W	FG1		FG1	-Flat Gain	
2	R/W	FG0		FG0		
1	R/W	SW1		SW1	0.1	
0	R/W	1		SW0	Swing	
BYTE	5	- I			- I	
Bit	Туре	Powerup Condition	_	Control Affected	Comment	
7	R/W	0		_		
6	R/W	EQ2		EQ2		
5	R/W	EQ1		EQ1	– Equalizer	
4	R/W	EQ0	EQ2 EQ1 EO0	EQ0		
3	R/W	FG1	Channel A3 Configuration	FG1		
	R/W	FG0		FG0	–Flat Gain	
2						
2 1	R/W	SW1		EQ1   EQ0   FG1   FG0   SW1   SW0   Image: SW0   Image: SW0   Image: SW0   Image: SW0   Image: SW1   Image: SW0   Image: SW1   Image: SW1	Swing	





# **Reset and I2CM Timing Diagram**



# **I2C Operation**

The integrated I2C interface operates as a master or slave device depending on the pin ENI2C being HIZ or HIGH respectively. Standard mode (100Kbps) is supported with 7-bit addressing. The data byte format is 8-bit bytes and supports the format of indexing to be compatible with other bus devices. In the Slave mode (ENI2C = HIGH), the device supports Read/Write. The bytes must be accessed in sequential order from the lowest to the highest byte with the ability to stop after any complete byte has been transferred.

Address bits A3 to A1 are programmable to support multiple chips environment.

In the Master mode (ENI2C = HIZ), PI3EQX16904GL supports up to eight masters connected in daisy chain through connecting I2C\_DONE pin to I2C\_RESET# pin of the next part.

I2C Address: AD3, AD2, AD1	Data Starting Location
000	00H
001	10H
010	20H
011	30H
100	40H
101	50H
110	60H
111	70H

Master EEPROM data starting address for device address:





# **Transferring Data**

Every byte put on the SDA line must be 8-bits long. Each byte must be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first (see the I2C Data Transfer diagram). The PI3EQX16904GL never holds the clock line SCL LOW to force the master into a wait state.

# Acknowledge

Data transfer with acknowledge is required from the master. When the master releases the SDA line (HIGH) during the acknowledge clock pulse, the PI3EQX16904GL pulls down the SDA line during the acknowledge clock pulse, so it remains stable LOW during the HIGH period of this clock pulse as indicated in the I2C Data Transfer diagram. The PI3EQX16904GL generates an acknowledge after each byte has been received.


# **Data Transfer**

A data transfer cycle begins with the master issuing a start bit. After recognizing a start bit, the PI3EQX16904GL watches the next byte of information for a match with its address setting. When a match is found it responds with a read or write of data on the following clocks. Each byte must be followed by an acknowledge bit except for the last byte of a read cycle, which ends with a stop bit. For a write cycle, the first data byte following the address byte is an index byte that is used by the PI3EQX16904GL. Data is transferred with the most significant bit (MSB) first.

# **I2C Data Transfer**

# **Start & Stop Conditions**


A HIGH-to-LOW transition on the SDA line while SCL is HIGH indicates a START condition. A LOW-to-HIGH transition on the SDA line while SCL is HIGH defines a STOP condition, as shown in the figure below.







# **I2C Data Transfer**





Note:



PI3EQX16904GL

# **Maximum Ratings**

(Above which useful life may be impaired. For user guidelines, not tested.)

·
Storage Temperature
Supply Voltage to Ground Potential0.5V to +3.8V
DC SIG Voltage $\ldots \ldots \ldots -0.5V$ to $V_{CC} \text{+} 0.5V$
Output Current25mA to +25mA
Power Dissipation Continuous1.35W
Max Junction Temperature 125°C
ESD, HBM –2kV to +2kV

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **Electrical Characteristics:**

LVCMOS I/O DC Specifications (V<sub>CC</sub> =  $3.3 \pm 0.3$ V, T<sub>A</sub> =  $-40^{\circ}$ C to  $85^{\circ}$ C)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V <sub>IH</sub>	DC Input Logic High	—	0.4Vcc	—	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	DC Input Logic Low	_	-0.3	—	0.1Vcc	V
V <sub>OH</sub>	At IOH = -200μA	_	V <sub>CC</sub> - 0.2	—	_	V
V <sub>OL</sub>	At IOL = $200\mu$ A	_	_	_	0.2	V

# SDA and SCL I/O for I2C-bus ( $V_{CC} = 3.3 \pm 0.3 V$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$ )

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V <sub>IH</sub>	DC Input Logic High	—	$V_{CC}/2 + 0.7$	—	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	DC Input Logic Low	—	-0.3	—	V <sub>CC</sub> /2 - 0.7	V
V <sub>OL</sub>	DC Output Logic Low	$I_{OL} = 3mA$	—	—	0.4	V
V <sub>hys</sub>	Hysteresis of Schmitt Trigger Input	_	0.8	—	_	V
t <sub>of</sub>	Output Fall Time from VIHmin to VILmax with bus cap. 10pF-400pF	_	_	_	250	ns
f <sub>SCLK</sub>	SCLK Clock Frequency	_	_	—	100	kHz

# High Speed I/O AC/DC Specifications ( $V_{CC} = 3.3 \pm 0.3V$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$ )

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
C <sub>RX</sub>	RX AC Coupling Capacitance	—	—	220	—	nF
S <sub>11</sub>		2.5GHz to 8GHz Differential	_	-6	—	dB
	Input Return Loss	2.5GHz to 8GHz Common Mode	_	-3	_	
S <sub>22</sub>	Output Return Loss	2.5GHz to 8GHz Differential	—	-6	—	
		2.5GHz to 8GHz Common Mode	_	-3	_	dB





# High Speed I/O AC/DC Specifications Cont.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	
R <sub>IN</sub>	DC Single-Ended Input Impedance	_	_	50	_	Ω	
	DC Differential Input Impedance	—	_	100		1	
R <sub>OUT</sub>	DC Single-Ended Output Impedance	_	_	50	_	Ω	
001	DC Differential Output Impedance	_	_	100			
Z <sub>RX-HIZ</sub>	DC Input CM Input Impedance During Reset or Power Down		_	78		kΩ	
V <sub>RX-DIFF-PP</sub>	Differential Input Peak-to-Peak Voltage	Operational	_	_	1.2	Vppd	
	Input Source Common-Mode Noise	DC – 200MHz	_	_	150	mVpp	
Vcc	Power Supply Voltage	_	3	3.3	3.6	V	
P <sub>max</sub>	Max Supply Power	PRSNT#=0	_	_	1.35	W	
I <sub>max</sub>	Max Supply Current	—	_	_	370	mA	
P <sub>idle</sub>	Supply Power	PRSNT#=1	_	_	3.6	mW	
t <sub>pd</sub>	Latency	From Input to Output	_	0.5	_	ns	
Gp	Peaking Gain (Compensation at 8GHz, Relative to 100MHz, 100mVp-p Sine Wave Input)	EQ<2:0> = 111 EQ<2:0> = 000		13.0 5.6	_	dB	
-1		Variation Around Typical	-3		+3	dB	
G <sub>F</sub>	Flat Gain (100MHz, EQ<2:0> = 100, SW<1:0> = 10)	FG<1:0> = 11 FG<1:0> = 10 FG<1:0> = 01 FG<1:0> = 00	 	1 -0.5 -2 -3.5	 	dB	
		Variation Around Typical	-3		+3	dB	
V <sub>1dB_100M</sub>	-1dB Compression Point of Output Swing (at 100MHz)	SW<1:0> = 11 SW<1:0> = 10 SW<1:0> = 01 SW<1:0> = 00		1200 1100 1000 800	  	mVppd	
V <sub>1dB_8G</sub>	-1dB Compression Point of Output Swing (at 8GHz)	SW<1:0> = 11, FG<1:0> = 11, EQ<2:0>=111 SW<1:0> = 10, FG<1:0> = 11, EQ<2:0>=111 SW<1:0> = 01, FG<1:0> = 11, EQ<2:0>=111 SW<1:0> = 00, FG<1:0> = 11, EQ<2:0>=111		1000 900 700 600		mVppd	
V <sub>Coup</sub>	Channel Isolation	100MHz to 8GHz, Figure 1 (Note 1)	_	25	_	dB	





# High Speed I/O AC/DC Specifications Cont.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
Vnoise_in- put	Input-Referred Noise	100MHz to 8GHz, FG<1:0> = 10, EQ<2:0> = 000, Figure 2	_	0.8	_	mV <sub>RMS</sub>
		100MHz to 8GHz, FG<1:0> = 10, EQ<2:0> = 111, Figure 2	_	0.5	_	
Vnoise_out- put		100MHz to 8GHz, FG<1:0> = 10, EQ<2:0> = 000, Figure 2	_	0.5	_	- mV <sub>RMS</sub>
	Output-Referred Noise (Note 2)	100MHz to 8GHz, FG<1:0> = 10, EQ<2:0> = 111, Figure 2	_	0.7		

1. Measured using a vector-network analyzer (VNA) with -15dBm power level applied to the adjacent input. The VNA detects the signal at the output of Note: the victim channel. All other inputs and outputs are terminated with  $50\Omega$ .

#### 2. Guaranteed by design and characterization. AC/DC Specifications - SCL/SDA for I2C BUS

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V <sub>IH</sub>	DC Input Logic High		$V_{CC}/2 + 0.7$	_	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	DC Input Logic Low	_	-0.3	—	V <sub>CC</sub> /2 - 0.7	V
V <sub>OL</sub>	DC Output Logic Low	$I_{OL} = 3mA$	—	—	0.4	V
Ipullup	Current Through Pullup Resistor or Current Source	High Power specification	3.0	_	3.6	mA
VDD	Nominal Bus Voltage	_	3.0	_	3.6	V
Ileak-bus	Input Leakage per Bus Segment		-200	_	200	μA
Ileak-pin	Input Leakage per Device pin		—	-15	_	μA
CI	Capacitance for SDA/SCL	_	—	—	10	pF
Freq	Bus Operation Frequency		—	_	100k	Hz
TBUF	"Bus Free Time Between Stop and Start Condition"		1.3	_	_	μs
THD:STA	Hold Time After (Repeated) Start Condition After this period, the first clock is generated.	At Ipull-up, Max	0.6	_	_	μs
TSU:STA	Repeated Start Condition Setup Time	_	0.6	—		μs
TSU:STO	Stop Condition Setup Time		0.6	_	_	μs
THD:DAT	Data Hold Time		0		_	ns
TSU:DAT	Data Setup Time	—	100	_	_	ns
Tlow	Clock Low Period		1.3		_	μs
Thigh	Clock high period		0.6		50	μs





# AC/DC Specifications - SCL/SDA for I2C BUS Cont.


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
tF	Clock/Data Fall Time	—	_	_	300	ns
tR	Clock/Data Rise Time	_	_	_	300	ns
tpor	"Time in which a device must be operation after power-on reset"	_		_	500	ms

Note: 1. Recommended value.

2. Recommended maximum capacitance load per bus segment is 400pF.

3. Compliant to I2C physical layer specification.

4. Ensured by Design. Parameter not tested in production.



#### Figure 1. Channel-Isolation Test Configuration




Figure 2. Noise Test Configuration






# **ESD Specification**

- 2000V HBM
- 500V CDM

# **Application Diagram**



# **Part Marking**




YY: Year WW: Workweek 1st X: Assembly Code 2nd X: Fab Code





# Package Mechanical: 42-TQFN (ZH)



#### For latest package information:

See http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/.

# **Ordering Information**

Ordering Number	Package Code	Package Description
PI3EQX16904GLZHEX	ZH	42-Contact, Thin Fine Pitch Quad Flat No-Lead (TQFN)

Notes:

1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.

2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free. 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm

antimony compounds. 4. E = Pb-free and Green

5. X suffix = Tape/Reel





#### IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND. EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application. Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

#### LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

A. Life support devices or systems are devices or systems which:

1. are intended to implant into the body, or

2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.

B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the

failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2019, Diodes Incorporated www.diodes.com