

1-Mbit (64K x 16) Static RAM

Features

■ Temperature ranges

□ Commercial: 0°C to 70°C
□ Industrial: -40°C to 85°C
□ Automotive-A: -40°C to 85°C
□ Automotive-E: -40°C to 125°C

■ Pin and function compatible with CY7C1021BV33

■ High speed

 \Box t_{AA} = 8 ns (Commercial)

 \Box t_{AA} = 10 ns (Industrial and Automotive-A)

 \Box t_{AA} = 12 ns (Automotive-E)

■ CMOS for optimum speed and power

■ Low active power: 325 mW (max)

■ Automatic power down when deselected

■ Independent control of upper and lower bits

■ Available in Pb-free and non Pb-free 44-pin 400 Mil SOJ, 44-pin TSOP II, and 48-Ball FBGA packages

Functional Description


The CY7C1021CV33 is a high performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an automatic power down feature that significantly reduces power consumption when deselected.

Writing to the device is accomplished by taking Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. If Byte Low Enable (\overline{BLE}) is LOW, then data from I/O pins $(I/O_1$ through $I/O_8)$, is written into the location specified on the address pins $(A_0$ through $A_{15})$. If Byte High Enable (\overline{BHE}) is LOW, then data from I/O pins $(I/O_9$ through $I/O_{16})$ is written into the location specified on the address pins $(A_0$ through $A_{15})$.

Reading from the device is accomplished by taking Chip Enable ($\overline{\text{CE}}$) and Output Enable ($\overline{\text{OE}}$) LOW while forcing the Write Enable ($\overline{\text{WE}}$) HIGH. If Byte Low Enable ($\overline{\text{BLE}}$) is LOW, then data from the memory location specified by the address pins appear on I/O₁ to I/O₈. If Byte High Enable ($\overline{\text{BHE}}$) is LOW, then data from memory appears on I/O₉ to I/O₁₆. For more information, see the "Truth Table" on page 10 for a complete description of Read and Write modes.

The input and output pins (I/O $_1$ through I/O $_{16}$) are <u>placed</u> in a high impedance state when <u>the</u> device is des<u>elected</u> (<u>CE HIGH</u>), the outputs <u>are disabled</u> (<u>OE HIGH</u>), the <u>BHE</u> and <u>BLE</u> are disabled (<u>BHE</u>, <u>BLE HIGH</u>), or during a write operation (<u>CE LOW</u> and <u>WE LOW</u>).

For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.



CY7C1021CV33



Contents

Features	1
Functional Description	1
Logic Block Diagram	1
Contents	2
Selection Guide	3
Pin Configuration	3
Pin Definitions	
Maximum Ratings	5
Operating Range	5
Electrical Characteristics	
Capacitance	
Thermal Resistance	

Switching Characteristics
Switching Waveforms 8
Truth Table 10
Ordering Information 11
Package Diagrams 12
Document History Page 15
Sales, Solutions, and Legal Information 16
Worldwide Sales and Design Support 16
Products 16
PSoC Solutions



Selection Guide

Description		-10	–12	Unit
Maximum Access Time	10	12	ns	
Maximum Operating Current	Commercial	90	85	mA
	Industrial	90	85	mA
	Automotive-A	90	_	mA
	Automotive-E	_	90	mA
Maximum CMOS Standby Current	Commercial	5	5	mA
	Industrial	5	5	mA
	Automotive-A	5	-	mA
	Automotive-E	_	10	mA

Pin Configuration

Figure 1. 44-Pin SOJ/TSOP II [1]





Figure 2. 48-Ball FBGA Pinout [1]



Note

^{1.} NC pins are not connected on the die.



Pin Definitions

Pin Name	SOJ, TSOP Pin Number	BGA Pin Number	I/O Type	Description
A ₀ -A ₁₅	1–5, 18–21, 24–27, 42–44	A3, A4, A5, B3, B4, C3, C4, D4, H2, H3, H4, H5, G3, G4, F3, F4	Input	Address Inputs. Used to select one of the address locations.
I/O ₁ –I/O ₁₆ ^[2]	7–10, 13–16, 29–32, 35–38	B6, C6, C5, D5, E5, F5, F6, G6, B1, C1, C2, D2, E2, F2, F1, G1		Bidirectional Data I/O lines. Used as input or output lines depending on operation.
NC	22, 23, 28	A6, D3, E3, E4, G2, H1, H6	No Connect	No Connects. Not connected to the die.
WE	17	G5	Input or Control	Write Enable Input, Active LOW. When selected LOW, a write is conducted. When deselected HIGH, a read is conducted.
CE	6	B5	Input or Control	Chip Enable Input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
BHE, BLE	40, 39	B2, A1	Input or Control	Byte Write Select Inputs, Active LOW. $\overline{\rm BHE}$ controls I/O ₁₆ – I/O ₉ , BLE controls I/O ₈ – I/O ₁ .
ŌĒ	41	A2	Input or Control	Output Enable, Active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, the I/O pins are tristated and act as input data pins.
V _{SS}	12, 34	D1, E6	Ground	Ground for the Device. Connected to ground of the system.
V _{CC}	11, 33	D6, E1	Power Supply	Power Supply Inputs to the Device.

Note 2. $I/O_1-I/O_{16}$ for SOJ/TSOP and $I/O_0-I/O_{15}$ for BGA packages.



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied–55°C to +125°C Supply Voltage on V_{CC} Relative to $GND^{[3]}....-0.5V$ to +4.6V

DC Voltage Applied to Outputs in High Z State $^{[3]}$-0.5V to V_{CC} +0.5V DC Input Voltage^[3].....-0.5V to V_{CC}+0.5V

Static Discharge Voltage	>2001V
(MIL-STD-883, Method 3015)	
Latch Up Current	>200 mA

Operating Range

Range	Ambient Temperature (T _A)	V _{cc}
Commercial	0°C to +70°C	$3.3V \pm 10\%$
Industrial	-40°C to +85°C	
Automotive-A	–40°C to +85°C	
Automotive -E	-40°C to +125°C	

Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Cor	-	-10		-12		
Parameter	Description	lest Cor	Min	Max	Min	Max	Unit	
V _{OH}	Output HIGH Voltage	V _{CC} = Min, I/O _H = -4.0 mA	2.4		2.4		V	
V _{OL}	Output LOW Voltage	V _{CC} = Min, I/O _L = 8.0 mA			0.4		0.4	V
V _{IH}	Input HIGH Voltage			2.0	V _{CC} + 0.3	2.0	V _{CC} + 0.3	V
V _{IL}	Input LOW Voltage ^[3]			-0.3	0.8	-0.3	0.8	V
I _{IX}	Input Leakage	$GND \le V_I \le V_{CC}$	Commercial	-1	+1	-1	+1	μΑ
	Current		Industrial	-1	+1	-1	+1	
			Automotive-A	-1	+1			1
			Automotive-E			-12	+12	
I/O _Z	Output Leakage Current	GND ≤ V _I ≤ V _{CC} , Output disabled	Commercial	-1	+1	-1	+1	μΑ
			Industrial	-1	+1	-1	+1	
			Automotive-A	-1	+1			
			Automotive-E			-12	+12	
I _{CC}	V _{CC} Operating Supply	V _{CC} = Max,	Commercial		90		85	mA
	Current	$I/O_{UT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC}$	Industrial		90		85	
			Automotive-A		90			1
			Automotive-E				90	
I _{SB1}	Automatic CE Power Down	Max V _{CC} ,	Commercial		15		15	mΑ
	Current —TTL Inputs	$\overline{CE} \ge V_{IH}$ $V_{IN} \ge V_{IH}$ or	Industrial		15		15	
		$ V_{IN} \leq V_{IL}, f = f_{MAX}$	Automotive-A		15			
			Automotive-E				20	
I _{SB2}	Automatic CE Power Down	Max V _{CC} ,	Commercial		5		5	mA
	Current — CMOS Inputs	$\overline{CE} \ge V_{CC} - 0.3V$, $V_{CC} = 0.3V$	Industrial		5		5	
		$V_{IN} \ge V_{CC} - 0.3V$, or $V_{IN} \le 0.3V$, f = 0	Automotive-A		5			
			Automotive-E				10	

Document Number: 38-05132 Rev. *L

Page 5 of 16

^{3.} V_{IL} (min) = -2.0V and V_{IH} (max) = V_{CC} + 0.5V for pulse durations of less than 20 ns.



Capacitance

Tested initially and after any design or process changes that may affect these parameters.


Parameter	Description	Test Conditions	Max	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C$, $f = 1$ MHz, $V_{CC} = 3.3V$	8	pF
C _{OUT}	Output Capacitance		8	pF


Thermal Resistance


Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	SOJ	TSOP II	FBGA	Unit
Θ_{JA}	,	Test conditions follow standard test methods and procedures for measuring	65.06	76.92	95.32	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)	thermal impedance, per EIA/JESD51	34.21	15.86	10.68	°C/W


Figure 3. AC Test Loads and Waveforms [4]







High-Z characteristics:



Note

^{4.} AC characteristics (except High-Z) for all 8-ns parts are tested using the load conditions shown in Figure (a). All other speeds are tested using the Thevenin load shown in Figure (b). High-Z characteristics are tested for all speeds using the test load shown in Figure (d).



Switching Characteristics

Over the Operating Range [5]

	B	-1	10	-	11!4	
Parameter	Description	Min	Max	Min	Max	Unit
Read Cycle		<u> </u>				
t _{power} ^[6]	V _{CC} (Typical) to the First Access	100		100		μS
t _{RC}	Read Cycle Time	10		12		ns
t _{AA}	Address to Data Valid		10		12	ns
t _{OHA}	Data Hold from Address Change	3		3		ns
t _{ACE}	CE LOW to Data Valid		10		12	ns
t _{DOE}	OE LOW to Data Valid		5		6	ns
t _{LZOE}	OE LOW to Low Z ^[7]	0		0		ns
t _{HZOE}	OE HIGH to High Z ^[7, 8]		5		6	ns
t _{LZCE}	CE LOW to Low Z ^[7]	3		3		ns
t _{HZCE}	CE HIGH to High Z ^[7, 8]		5		6	ns
t _{PU} ^[9]	CE LOW to Power Up	0		0		ns
t _{PD} ^[9]	CE HIGH to Power Down		10		12	ns
t _{DBE}	Byte Enable to Data Valid		5		6	ns
t _{LZBE}	Byte Enable to Low Z	0		0		ns
t _{HZBE}	Byte Disable to High Z		5		6	ns
Write Cycle ^[10]		-	•	•		•
t _{WC}	Write Cycle Time	10		12		ns
t _{SCE}	CE LOW to Write End	8		9		ns
t _{AW}	Address Setup to Write End	8		9		ns
t _{HA}	Address Hold from Write End	0		0		ns
t _{SA}	Address Setup to Write Start	0		0		ns
t _{PWE}	WE Pulse Width	7		8		ns
t _{SD}	Data Setup to Write End	5		6		ns
t _{HD}	Data Hold from Write End	0		0		ns
t _{LZWE}	WE HIGH to Low Z ^[7]	3		3		ns
t _{HZWE}	WE LOW to High Z ^[7, 8]		5		6	ns
t _{BW}	Byte Enable to End of Write	7		8		ns

Notes

- 5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, and input pulse levels of 0 to 3.0V.

- test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, and input puise levels of 0 to 3.0V.
 tp_{OWER} gives the minimum amount of time that the power supply is at typical V_{CC} values until the first memory access is performed.
 At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} for any given device.
 t_{HZOE}, t_{HZE}, t_{HZCE}, and t_{HZWE} are specified with a load capacitance of 5 pF as in part (d) of "AC Test Loads and Waveforms ^[4]" on page 6. Transition is measured ±500 mV from steady state voltage.
 This parameter is guaranteed by design and is not tested.
 The internal write time of the memory is defined by the overlap of CE LOW, WE LOW, and BHE/BLE LOW, CE, WE, and BHE/BLE is LOW to initiate a write. The transition of these signals terminate the write. The input data setup and hold timing is referenced to the leading edge of the signal that terminates the write.

Document Number: 38-05132 Rev. *L

Page 7 of 16



Switching Waveforms

Figure 4. Read Cycle No. 1 (Address Transition Controlled)^[11, 12]





Figure 5. Read Cycle No. 2 (OE Controlled)[12, 13]



^{11.} Device is continuously selected. \overline{OE} , \overline{CE} , \overline{BHE} , and/or \overline{BLE} = V_{IL} . 12. \overline{WE} is HIGH for read cycle.

^{13.} Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.



Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 (CE Controlled)[14, 15]





Figure 7. Write Cycle No. 2 (BLE or BHE Controlled)



Notes


14. Data I/O is high impedance if \overline{OE} , \overline{BHE} , and/or \overline{BLE} = V_{IH} .

15. If \overline{CE} goes HIGH simultaneously with WE going HIGH, the output remains in a high impedance state.



Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 (WE Controlled, LOW)



Truth Table

CE	ŌE	WE	BLE	BHE	I/O ₁ – I/O ₈	I/O ₉ – I/O ₁₆	Mode	Power
Н	Х	Х	Х	Χ	High Z	High Z	Power Down	Standby (I _{SB})
L	L	Н	L	L	Data Out	Data Out	Read – All Bits	Active (I _{CC})
			L	Η	Data Out	High Z	Read – Lower Bits Only	Active (I _{CC})
			Η	L	High Z	Data Out	Read – Upper Bits Only	Active (I _{CC})
L	Х	L	L	L	Data In	Data In	Write – All Bits	Active (I _{CC})
			L	Η	Data In	High Z	Write – Lower Bits Only	Active (I _{CC})
			Η	L	High Z	Data In	Write – Upper Bits Only	Active (I _{CC})
L	Н	Н	Х	Χ	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})
L	Х	Х	Н	Н	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1021CV33-10VXC	51-85082	44-pin (400-Mil) Molded SOJ (Pb-free)	Commercial
	CY7C1021CV33-10ZSXA	51-85087	44-pin TSOP Type II (Pb-free)	Automotive-A
12	CY7C1021CV33-12ZXC	51-85087	44-pin TSOP Type II (Pb-free)	Commercial
	CY7C1021CV33-12VXE	51-85082	44-pin (400-Mil) Molded SOJ (Pb-free)	Automotive-E
	CY7C1021CV33-12ZSXE	51-85087	44-pin TSOP Type II (Pb-free)	
	CY7C1021CV33-12BAE	51-85096	48-ball FBGA	

The 44 pin TSOP II package containing the Automotive grade device is designated as "ZS", while the same package containing the Commercial/Industrial grade device is "Z".


Ordering Code Definition





Package Diagrams


Figure 9. 44-Pin (400 Mil) Molded SOJ





Package Diagrams (continued)

Figure 10. 44-Pin Thin Small Outline Package Type II








Package Diagrams (continued)

Figure 11. 48-Ball FBGA (7 x 7 x 1.2 mm)

TOP VIEW









Document History Page

REV.	ECN NO.	Submission Date	Orig. of Change	Description of Change
**	109472	12/06/01	HGK	New data sheet
*A	115044	05/08/02	HGK	Ram7 version C4K x 16 Async Removed "Preliminary"
*B	115808	06/25/02	HGK	I _{SB1} and I _{CC} values changed
*C	120413	10/31/02	DFP	Updated BGA pin E4 to NC
*D	238454	See ECN	RKF	Added Automotive Specifications to datasheet Added Pb-free devices in the Ordering Information
*E	334398	See ECN	SYT	Added Pb-free on page 9 and 10
*F	493565	See ECN	NXR	Added Automotive-A operating range Corrected typo in the Pin Definition table Changed the description of I _{IX} from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Removed I/O _S parameter from DC Electrical Characteristics table Updated the ordering information table
*G	563963	See ECN	VKN	Added t _{POWER} specification in the AC Switching Characteristics table Added footnote 8
*H	1390863	See ECN	VKN/AESA	Corrected TSOP II package outline
*	1891366	See ECN	VKN/AESA	Added -10ZSXA part in the Ordering Information table Updated Ordering Information Table
*J	2880096	02/17/2010	VKN/AESA	Added "CY7C1021CV33-10ZXI" part in the Ordering Information table Updated package diagrams.
*K	2897691	03/23/2010	RAME	Updated Ordering Information Updated Package Diagrams
*L	3089939	11/18/2010	PRAS	Removed inactive parts from Ordering Information.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive
Clocks & Buffers cypress.com/go/clocks
Interface cypress.com/go/interface
Lighting & Power Control cypress.com/go/powerpsoc cypress.com/go/plc

Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2001-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05132 Rev. *L

Revised November 18. 2010

Page 16 of 16