

# 128K x 16 Static RAM

#### **Features**

- Pin equivalent to CY7C1011BV33
- High speed
  - t<sub>AA</sub> = 10 ns
- · Low active power
  - 360 mW (max.)
- Data Retention at 2.0
- · Automatic power-down when deselected
- Independent control of upper and lower bits
- Easy memory expansion with CE and OE features
- Available in 44-pin TSOP II, 44-pin TQFP, and 48-ball VFBGA
- Also available in Lead-Free 44-pin TSOP II and 44-pin TQFP packages

#### **Functional Description**


The CY7C1011CV33 is a high-performance CMOS Static RAM organized as 131,072 words by 16 bits.

<u>Writing</u> to the device is <u>acc</u>omplished by taking Chip Enable  $(\overline{CE})$  and Write Enable  $(\overline{WE})$  inputs LOW. If Byte Low Enable  $(\overline{BLE})$  is LOW, then data from I/O pins  $(I/O_0$  through I/O<sub>7</sub>), is written into the location specified <u>on the</u> address pins  $(A_0$  through  $A_{16}$ ). If Byte High Enable  $(\overline{BHE})$  is LOW, then data from I/O pins  $(I/O_8$  through  $I/O_{15})$  is written into the location specified on the address pins  $(A_0$  through  $A_{16})$ .

Reading from the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins will appear on I/O $_0$  to I/O $_7$ . If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory will appear on I/O $_8$  to I/O $_{15}$ . See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O $_0$  through I/O $_{15}$ ) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1011CV33 is available in a standard 44-pin TSOP II package with center power and ground pinout, a 44-pin Thin Plastic Quad Flatpack (TQFP), as well as a 48-ball fine-pitch ball grid array (VFBGA) package.






#### **Selection Guide**


		-10	-12	-15	Unit
Maximum Access Time		10	12	15	ns
Maximum Operating Current	Com'l	90	85	80	mA
	Ind'l	100	95	90	
Maximum CMOS Standby Current	Com'l/Ind'l	10	10	10	mA

# **Pin Configurations**

# 44-pin TQFP (Top View)



# 48-ball VFBGA (Top View)





**Maximum Ratings** 

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....-65°C to +150°C

Ambient Temperature with

Power Applied......–55°C to +125°C

Supply Voltage on  $V_{CC}$  to Relative  $GND^{[2]}$  .... -0.5V to +4.6V

DC Voltage Applied to Outputs

in High-Z State<sup>[2]</sup>.....–0.5V to V<sub>CC</sub> + 0.5V

DC Input Voltage <sup>[2]</sup>	–0.5V to V <sub>CC</sub> + 0.5V
Current into Outputs (LOW)	20 mA

# **Operating Range**

Range	Ambient Temperature	v <sub>cc</sub>
Commercial	0°C to +70°C	$3.3 \text{V} \pm 0.3 \text{V}$
Industrial	-40°C to +85°C	

## **DC Electrical Characteristics** Over the Operating Range

					10	-1	12	-1	15	
Parameter	Description	Test Condition	s	Min.	Max.	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA		2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA			0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.0	V <sub>CC</sub> + 0.3	2.0	V <sub>CC</sub> + 0.3	2.0	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage[1]			-0.3	0.8	-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input Load Current	$GND \le V_1 \le V_{CC}$		-1	+1	-1	+1	-1	+1	μА
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , Output Disabled		-1	+1	-1	+1	-1	+1	μА
I <sub>CC</sub>	V <sub>CC</sub> Operating	V <sub>CC</sub> = Max.,	Com'l		90		85		80	mA
	Supply Current	$f = f_{MAX} = 1/t_{RC}$ Ind'I			100		95		90	mA
I <sub>SB1</sub>	Automatic CE Power-down Current —TTL Inputs	$\begin{aligned} &\text{Max. V}_{CC},  \overline{\text{CE}} \geq \text{V}_{\text{IH}} \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}}  \text{or} \\ &\text{V}_{\text{IN}} \leq \text{V}_{\text{IL}},  f = f_{\text{MAX}} \end{aligned}$			40		40		40	mA
I <sub>SB2</sub>	Automatic CE Power-down Current —CMOS Inputs	$\begin{split} & \underline{\text{Max}}. \ V_{\text{CC}}, \\ & \text{CE} \geq V_{\text{CC}} - 0.3 \text{V}, \\ & V_{\text{IN}} \geq V_{\text{CC}} - 0.3 \text{V}, \\ & \text{or} \ V_{\text{IN}} \leq 0.3 \text{V}, \ \text{f} = 0 \end{split}$	Com'l/ Ind'l		10		10		10	mA

# Capacitance<sup>[2]</sup>


Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz, $V_{CC} = 3.3V$	8	pF
C <sub>OUT</sub>	I/O Capacitance		8	pF


#### Notes:


V<sub>IL</sub> (min.) = -2.0V for pulse durations of less than 20 ns.
 Tested initially and after any design or process changes that may affect these parameters.




## AC Test Loads and Waveforms<sup>[3]</sup>







#### **High-Z characteristics:**



## AC Switching Characteristics Over the Operating Range [4]

		-10		-12		-15		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle			•	•	•		•	
t <sub>power</sub> [5]	V <sub>CC</sub> (typical) to the first access	1		1		1		μS
t <sub>RC</sub>	Read Cycle Time	10		12		15		ns
t <sub>AA</sub>	Address to Data Valid		10		12		15	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		10		12		15	ns
t <sub>DOE</sub>	OE LOW to Data Valid		5		6		7	ns
t <sub>LZOE</sub>	OE LOW to Low-Z	0		0		0		ns
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[6, 7]</sup>		5		6		7	ns
t <sub>LZCE</sub>	CE LOW to Low-Z <sup>[7]</sup>	3		3		3		ns
t <sub>HZCE</sub>	CE HIGH to High-Z <sup>[6, 7]</sup>		5		6		7	ns
t <sub>PU</sub>	CE LOW to Power-up	0		0		0		ns
t <sub>PD</sub>	CE HIGH to Power-down		10		12		15	ns
t <sub>DBE</sub>	Byte Enable to Data Valid		5		6		7	ns
t <sub>LZBE</sub>	Byte Enable to Low-Z	0		0		0		ns
t <sub>HZBE</sub>	Byte Disable to High-Z		6		6		7	ns
Write Cycle <sup>[8,</sup>	9j							
t <sub>WC</sub>	Write Cycle Time	10		12		15		ns

- 3. AC characteristics (except High-Z) for all 10-ns parts are tested using the load conditions shown in (a). All other speeds are tested using the Thevenin load shown
- in (b). High-Z characteristics are tested for all speeds using the test load shown in (d).


  4. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V.
- 5. t<sub>POWER</sub> gives the minimum amount of time that the power supply should be at typical V<sub>CC</sub> values until the first memory access is performed.
  6. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (d) of AC Test Loads. Transition is measured ± 500 mV from steady-state voltage.
- 4 (20), 4(20), 4(20), and 4(20) are special with the data dependence of the strength of the stren



# AC Switching Characteristics Over the Operating Range (continued)<sup>[4]</sup>


		-	10		12		15	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t <sub>SCE</sub>	CE LOW to Write End	7		8		10		ns
t <sub>AW</sub>	Address Set-up to Write End	7		8		10		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		ns
t <sub>SA</sub>	Address Set-up to Write Start	0		0		0		ns
t <sub>PWE</sub>	WE Pulse Width	7		8		10		ns
t <sub>SD</sub>	Data Set-up to Write End	5		6		7		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[7]</sup>	3		3		3		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[6, 7]</sup>		5		6		7	ns
t <sub>BW</sub>	Byte Enable to End of Write	7		8		10		ns

### **Data Retention Waveform**



# **Switching Waveforms**

Read Cycle No. 1<sup>[10, 11]</sup>




#### Notes:

10. <u>Device</u> is continuously selected. <u>OE</u>, <u>CE</u>, <u>BHE</u> and/or <u>BHE</u> = V<sub>IL</sub>. 11. <u>WE</u> is HIGH for read cycle.




# Switching Waveforms (continued)

Read Cycle No. 2 (OE Controlled)[11, 12]



Write Cycle No. 1 (CE Controlled)[13, 14]



#### Notes:

<sup>12.</sup> Address valid prior to or coinc<u>ident with CE</u> trans<u>ition</u> LOW.


13. Data I/O is high-impedance if OE or <u>BHE</u> and/or <u>BLE</u> = V<sub>IH</sub>.

14. If <u>CE</u> goes HIGH simultaneously with <u>WE</u> going HIGH, the output remains in a high-impedance state.




# Switching Waveforms (continued)

# Write Cycle No. 2 (BLE or BHE Controlled)



# Write Cycle No. 3 (WE Controlled, OE LOW)





# **Truth Table**

CE	OE	WE	BLE	BHE	I/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
Н	Х	Х	Х	Х	High-Z	High-Z	Power-down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data Out	Data Out	Read All Bits	Active (I <sub>CC</sub> )
L	L	Н	L	Н	Data Out	High-Z	Read Lower Bits Only	Active (I <sub>CC</sub> )
L	L	Н	Н	L	High-Z	Data Out	Read Upper Bits Only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data In	Data In	Write All Bits	Active (I <sub>CC</sub> )
L	Х	L	L	Н	Data In	High-Z	Write Lower Bits Only	Active (I <sub>CC</sub> )
L	Х	L	Н	L	High-Z	Data In	Write Upper Bits Only	Active (I <sub>CC</sub> )
L	Н	Н	Х	Х	High-Z	High-Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )


# **Ordering Information**


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C1011CV33-10ZC	Z44	44-pin TSOP II	Commercial
	CY7C1011CV33-10ZXC	Z44	44-pin TSOP II (Pb-Free)	Commercial
	CY7C1011CV33-10ZXI	Z44	44-pin TSOP II (Pb-Free)	Industrial
	CY7C1011CV33-10ZI	Z44	44-pin TSOP II	Industrial
	CY7C1011CV33-10BVC	BV48A	48-ball VFBGA	Commercial
	CY7C1011CV33-10BVI	BV48A	48-ball VFBGA	Industrial
12	CY7C1011CV33-12ZC	Z44	44-pin TSOP II	Commercial
	CY7C1011CV33-12ZXC	Z44	44-pin TSOP II (Pb-Free)	Commercial
	CY7C1011CV33-12ZI	Z44	44-pin TSOP II	Industrial
	CY7C1011CV33-12ZXI	Z44	44-pin TSOP II (Pb-Free)	Industrial
	CY7C1011CV33-12AC	A44	44-pin TQFP	Commercial
	CY7C1011CV33-12AI	A44	44-pin TQFP	Industrial
	CY7C1011CV33-12AXI	A44	44-pin TQFP (Pb-Free)	Industrial
	CY7C1011CV33-12BVC	BV48A	48-ball VFBGA	Commercial
	CY7C1011CV33-12BVI	BV48A	48-ball VFBGA	Industrial
15	CY7C1011CV33-15ZC	Z44	44-pin TSOP II	Commercial
	CY7C1011CV33-15ZI	Z44	44-pin TSOP II	Industrial
	CY7C1011CV33-15ZXC	Z44	44-pin TSOP II (Pb-Free)	Commercial
	CY7C1011CV33-15AC	A44	44-pin TQFP	Commercial
	CY7C1011CV33-15AI	A44	44-pin TQFP	Industrial
	CY7C1011CV33-15AXI	A44	44-pin TQFP (Pb-Free)	Industrial
	CY7C1011CV33-15BVC	BV48A	48-ball VFBGA	Commercial
	CY7C1011CV33-15BVI	BV48A	48-ball VFBGA	Industrial





# **Package Diagrams**


#### 44-Pin TSOP II Z44














#### 44-Lead Thin Plastic Quad Flat Pack A44





DIMENSIONS ARE IN MILLIMETERS




51-85064-\*B





# Package Diagrams (continued)

TOP VIEW

#### 48-Lead VFBGA (6 x 8 x 1 mm) BV48A







All product and company names mentioned in this document are the trademarks of their respective holders.



# **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	117132	07/31/02	HGK	New Data Sheet
*A	118057	08/19/02	HGK	Pin configuration for 48-ball FBGA correction
*B	119702	10/11/02	DFP	Updated FBGA to VFBGA; updated package code on page 8 to BV48A. Updated address pinouts on page 1 to A0 to A16. Updated CMOS standby current on page 1 from 8 to 10 mA.
*C	386106	See ECN	PCI	Added lead-free parts in Ordering Information Table