

## Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

## Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

# Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.



## S28HS256T/S28HS512T/S28HS01GT S28HL256T/S28HL512T/S28HL01GT

256-Mb (32-MB)/512-Mb (64-MB)/ 1-Gb (128-MB), HS-T (1.8-V)/HL-T (3.0-V), Semper<sup>®</sup> Flash with Octal Interface

### **Device Overview**

#### Architecture

- Cypress 45-nm MirrorBit<sup>®</sup> technology that stores two data bits in each memory array cell
- Sector Architecture options

Uniform: Address space consists of all 256 KB Sectors
 Hybrid:

- Configuration 1 Address space consists of thirty-two 4 KB sectors grouped either on the top or the bottom while the remaining sectors are all 256 KB
- Configuration 2 Address space consists of thirty-two 4 KB sectors equally split between top and bottom while the remaining sectors are all 256 KB
- Page Programming buffer of 256 or 512 bytes
- OTP Secure Silicon array of 1024 bytes (32 × 32 bytes)

#### Interface

- Octal Interface (8S-8S-8S, 8D-8D-8D)
  - □ JEDEC eXpanded SPI (JESD251) compliant
  - □ SDR option runs up to 200 MBps (200 MHz clock speed)
  - DDR option runs up to 400 MBps (200 MHz clock speed)
  - Supports Data Strobe (DS) to simplify the read data capture in high-speed systems
- Serial Peripheral Interface (1S-1S-1S)
  - □ JEDEC eXpanded SPI (JESD251) compliant
  - □ SDR option runs up to 21 MBps (166 MHz clock speed)

#### Highlights

- Safety Features
  - Functional Safety with the Industry's first ISO26262 ASIL B compliant and ASIL D ready NOR flash
  - □ EnduraFlex<sup>™</sup> Architecture provides High-Endurance and Long Retention Partitions
  - □ Interface CRC detects errors on communication interface between host controller and Semper<sup>™</sup> Flash device
  - Data Integrity CRC detects errors in memory array
  - SafeBoot reports device initialization failures, detects configuration corruption and provides recovery options
  - Built-in Error Correcting Code (ECC) corrects Single-bit Error and detects Double-bit Error (SECDED) on memory array data
  - Sector Erase Status indicator for power loss during erase

#### Protection Features

- Legacy Block Protection for memory array and device configuration
- Advanced Sector Protection for individual memory array sector based protection

- AutoBoot enables immediate access to the memory array following power-on
- Hardware Reset through CS# Signaling method (JEDEC) OR individual RESET# pin

#### Identification

- Serial Flash Discoverable Parameters (SFDP) describing device functions and features
- Device Identification, Manufacturer Identification and Unique Identification

#### **Data Integrity**

- 256 Mb Devices
  - □ Min. 640,000 Program-Erase Cycles for the Main array
- 512 Mb Devices □ Min. 1,280,000 Program-Erase Cycles for the Main array
- 1 Gb Devices
  - □ Min. 2,560,000 Program-Erase Cycles for the Main array
- All Devices
  - □ Min. 300,000 Program-Erase Cycles for the 4 KB Sectors □ Minimum 25 Years Data Retention

#### Supply Voltage

- 1.7-V to 2.0-V (HS-T)
- 2.7-V to 3.6-V (HL-T)

#### Grade/Temperature Range

- Industrial (-40 °C to +85 °C)
- Industrial Plus (-40 °C to +105 °C)
- Automotive AEC-Q100 Grade 3 (-40 °C to +85 °C)
- Automotive AEC-Q100 Grade 2 (-40 °C to +105 °C)
- Automotive AEC-Q100 Grade 1 (-40 °C to +125 °C)

#### Packages

- 256 Mb and 512 Mb: □ 24-ball BGA 6 × 8 mm
- 1 Gb:
- □ 24-ball BGA 8 × 8 mm



## **Performance Summary**

#### **Maximum Read Rates**

Transaction	Initial Access Latency (Cycles)	Clock Rate (MHz)	MBps
SPI Read	0	50	6.25
SPI Read Fast	10	166	20.75
Octal Read SDR (HS-T)	16	200	200
Octal Read SDR (HL-T)	14	166	166
Octal Read DDR (HS-T)	23	200	400
Octal Read DDR (HL-T)	20	166	332

#### **Typical Program and Erase Rates**


Operation	KBps
256B Page Programming (4 KB Sector / 256 KB Sector)	595 / 533
512B Page Programming (4 KB Sector / 256 KB Sector)	753 / 898
256 KB Sector Erase	331
4 KB Sector Erase	95

#### **Typical Current Consumption**

Operation	HL-T Current (mA)	HS-T Current (mA)
SDR Read 50 MHz	10	10
SDR Read (Octal)	75 (166 MHz)	156 (200 MHz)
DDR Read (Octal)	75 (166 MHz)	156 (200 MHz)
Program	50	50
Erase	50	50
Standby	0.014	0.011
Deep Power Down	0.0022	0.0013



## **Pinout and Signal Description**



Note

 Flash memory devices in BGA packages can be damaged if exposed to ultrasonic cleaning methods. The package, data integrity, or both may be compromised if the package body is exposed to temperatures above 150 °C for prolonged periods of time.



### Table 1. Signal Description

Symbol	Туре	Mandatory / Optional	Description
CS#	Input	Mandatory	<b>Chip Select (CS#).</b> All bus transactions are initiated with a HIGH to LOW transition on CS# and terminated with a LOW to HIGH transition on CS#. Driving CS# LOW enables the device, placing it in the active mode. When CS# is driven HIGH, the device enters standby mode, unless an internal embedded operation is in progress. All other input pins are ignored and the output pins are put in high impedance state. On parts where the pin configuration offers a dedicated RESET# pin, it remains active when CS# is HIGH.
СК	Input	Mandatory	<b>Clock (CK)</b> . Clock provides the timing of the serial interface. Transactions are latched on the rising edge of the clock. In SDR protocol, command, address and data inputs are latched on the rising edge of the clock, while data is output on the falling edge of the clock. In DDR protocol, command, address and data inputs are latched on both edges of the clock, and data is output on both edges of the clock.
DS	Output	Mandatory	<b>Read Data Strobe (DS)</b> . DS is used for data read operations only and indicates output data valid for SDR/DDR modes. During a read transaction while CS# is LOW, DS toggles to synchronize data output until CS# goes High.
DQ[7:0]	Input/Output	Mandatory	<ul> <li>Serial Data (DQ[7:0]). Bidirectional signals that transfer command, address and data information.</li> <li>Legacy (x1) SPI Interface: DQ[0] is an input (SI) and DQ[1] is an output (SO).</li> <li>Octal (x8) Interface: DQ[7:0] are input and output.</li> </ul>
RESET#	Input (weak pull-up)	Optional	<b>Hardware Reset (RESET#)</b> . When LOW, the device will self initialize and return to the array read state. DS and DQ[7:0] are placed into the high impedance state when RESET# is LOW. RESET# includes a weak pull-up, meaning, if RESET# is left unconnected it will be pulled up to the HIGH state on its own.
INT#	Output (Open Drain)	Optional	<b>System Interrupt (INT#)</b> . When LOW, the device is indicating that an internal event has occurred. This signal is intended to be used as a system level interrupt for the device to indicate that an on-chip event has occurred. INT# is an open-drain output. The recommended pull-up resistor for the INT# outputs is 5 k $\Omega$ to 10 k $\Omega$ .
V <sub>CC</sub>	Power supply	Mandatory	Core Power Supply
V <sub>CCQ</sub>	Power supply	Mandatory	Input / Output Power Supply
V <sub>SS</sub>	Ground supply	Mandatory	Core Ground
V <sub>SSQ</sub>	Ground supply	Mandatory	Input / Output Ground
DNU	-	_	Do Not Use.



## **General Description**

The Cypress Semper<sup>™</sup> Flash Octal family of products are high-speed CMOS, MirrorBit NOR flash devices that are compliant with the JEDEC JESD251 eXpanded SPI (xSPI) specification. Semper Flash is designed for Functional Safety with development according to ISO 26262 standard to achieve ASIL-B compliance and ASIL-D readiness.


Semper Flash with Octal Interface devices support both the Octal Peripheral Interface (OPI) as well as Legacy x1 Serial Peripheral Interface (SPI). Both interfaces serially transfer transactions reducing the number of interface connection signals. SPI supports SDR whereas OPI supports both SDR and DDR.

Read operations from the device are burst oriented. Read transactions can be configured to use either a wrapped or linear burst. Wrapped bursts read from a single page whereas linear bursts can read the whole memory array.

The erased state of each memory bit is a logic 1. Programming changes a logic 1 (HIGH) to a logic 0 (LOW). Only an erase operation can change a memory bit from a 0 to a 1. An erase operation must be performed on a complete sector (4 KBs or 256 KBs).

Semper Flash provides a flexible sector architecture. The address space can be configured as either a uniform 256 KB sector array, or a hybrid configuration 1 where thirty-two 4 KB sectors are either grouped at the top or at the bottom while the remaining sectors are all 256 KB, or a hybrid configuration 2 where the thirty-two 4 KB sectors are equally split between the top and the bottom while the remaining sectors are all 256 KB.

The Page Programming Buffer used during a single programming operation is configurable to either 256 bytes or 512 bytes. The 512 byte option provides the highest programming throughput.



#### Figure 2. Logic Block Diagram

The Semper Flash with Octal Interface family consists of multiple densities with, 1.8V and 3.0V core and I/O voltage options.

The device control logic is subdivided into two parallel operating sections: the Host Interface Controller (HIC) and the Embedded Algorithm Controller (EAC). The HIC monitors signal levels on the device inputs and drives outputs as needed to complete read, program, and write data transfers with the host system. The HIC delivers data from the currently entered address map on read transfers; places write transfer address and data information into the EAC command memory, and notifies the EAC of power transition, and write transfers. The EAC interrogates the command memory, after a program or write transfer, for legal command sequences and performs the related Embedded Algorithms.

Changing the nonvolatile data in the memory array requires a sequence of operations that are part of Embedded Algorithms (EA). The algorithms are managed entirely by the internal EAC. The main algorithms perform programming and erase of the main flash



array data. The host system writes command codes to the flash device. The EAC receives the command, performs all the necessary steps to complete the transaction, and provides status information during the progress of an EA.

In addition to the mandatory SPI signals CK, CS#, SI/DQ0, SO/DQ1, and DQ[7:2], the Semper Flash with Octal Interface device also includes RESET#, DS and INT# signals. The RESET# transition from LOW to HIGH returns the device to the default state that occurs after an internal power-on reset (POR). The Data Strobe (DS) is synchronized with the output data during read transactions enabling host system to capture data at high clock frequency operation. The INT# is an open-drain output that can provide an interrupt to the device master to indicate when the device transitions from busy to ready at the end of a program or erase operation or to indicate the detection of an error (ECC) during read.

EnduraFlex<sup>™</sup> Architecture provides system designers the ability to customize the NOR Flash endurance and retention for their specific application. The host defines partitions for high endurance or long retention, providing up to 1+ million cycles or 25 years of data retention.

The Semper Flash with Octal Interface device supports error detection and correction by generating an embedded Hamming error correction code during memory array programming. This ECC code is then used for single-bit and double-bit error detection and single-bit correction during read.


The Semper Flash with Octal Interface device has built-in diagnostic features providing the host system with the device status.

- Program and Erase Operation: Reporting of program or erase success, failure and suspend status
- error detection and correction: 1-bit and/or 2-bit error status with address trapping and error count
- Data Integrity Check: Error detection over memory array contents
- Interface CRC: Error detection over device interface
- SafeBoot: Reporting of proper flash device initialization and configuration corruption recovery
- Sector Erase Status: Reporting of erase success or failure status per sector
- Sector Erase Counter: Counts the number of erase cycles per sector



### **Ordering Information**

The ordering part number is formed by a valid combination of the following:



Register for the Semper Access Program and get access to datasheets, application notes, models, software, and evaluation kits.



### **Document History Page**

#### Document Title: S28HS256T/S28HS512T/S28HS01GT/S28HL256T/S28HL512T/S28HL01GT, 256-Mb (32-MB)/512-Mb (64-MB)/ 1-Gb (128-MB), HS-T (1.8-V)/HL-T (3.0-V), Semper<sup>®</sup> Flash with Octal Interface Document Number: 002-23881 Submission Rev. ECN No. **Description of Change** Date \*\* 6169693 05/09/2018 New data sheet. 07/08/2019 \*A 6616129 Changed status from Preliminary to Final. Updated Document Title to read as "S28HS256T/S28HS512T/S28HS01GT/S28HL256T/S28HL512T/S28HL01GT, 256-Mb (32-MB)/512-Mb (64-MB)/ 1-Gb (128-MB), HS-T (1.8-V)/HL-T (3.0-V), Semper® Flash with Octal Interface". Added S28HS256T, S28HL256T parts related information in all instances across the document. Updated to new template.



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

Arm <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

### **PSoC<sup>®</sup> Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

### Cypress Developer Community Community | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

<sup>©</sup> Cypress Semiconductor Corporation, 2018–2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property jaws and treaties of the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypres's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach, and didition, the products described in these materials may contain design defects or errors known as errata which may cause the product deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or properly damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is n