# CCS Model 377 HFF LVDS VCXO

# Features

- Ceramic Surface Mount Package
- Ultra-Low Phase Jitter Performance
- High Frequency Fundamental Crystal Design
- Frequency Range 100 250MHz \*
- +2.5V or +3.3V Operation
- Output Enable Standard
- Tape and Reel Packaging, EIA-418

# Applications

- Small Cells
- Wireless Communication
- Broadband Access
- SONET/SDH/DWDM
- Base Stations
- Ethernet/GbE/SyncE
- Digital Video
- Test and Measurement

Part Dimensions: 7.0 × 5.0 × 2.0mm • 178.462mg

#### Standard Frequencies

- 100.00MHz	
- 122 88MHz	

- 125.00MHz
- 153.60MHz
- 155.52MHz 245.76MHz

- 156.25MHz

- 166.00MHz

- 200.00MHz


- 204.08MHz

\* Check with factory for availability.

# Description

CTS Model 377 is a low cost, small size, high performance VCXO. Employing the latest IC technology, coupled with a high frequency fundamental crystal, M377 has excellent stability and low jitter/phase noise performance.

# **Ordering Information**



Notes:

1] Only available with "C" temperature range.

- 2] Refer to document 016-1454-0, Frequency Code Tables.
- 3-digits for frequencies <100MHz, 4-digits for frequencies 100MHz or greater.
- 3] Frequencies ≥200MHz, APR is ±30ppm.

## Not all performance combinations and frequencies may be available. Contact your local CTS Representative or CTS Customer Service for availability.

DOC#008-0560-0 Rev. C

www.ctscorp.com

Page 1 of 7



# Operating Conditions

SYMBOL	CONDITIONS	MIN	ТҮР	MAX		
				IVIAX	UNIT	
V <sub>CC</sub>	-	-0.3	-	5.0	V	
V <sub>C</sub>	-	-0.5	-	V <sub>CC</sub>	V	
		3.14	3.3	3.47	V	
V <sub>CC</sub>	10 %	2.38	2.5	2.63		
Supply Current		-	20	55	mA	
RL	Between Outputs	-	100	-	Ohms	
т		-20	125	+70	°C	
IA	-	-40	+25	+85	Ľ	
T <sub>STG</sub>	-	-40	-	+100	°C	
	V <sub>c</sub> V <sub>cc</sub> I <sub>cc</sub> R <sub>L</sub> T <sub>A</sub>	V <sub>c</sub> -   V <sub>CC</sub> ±5%   I <sub>CC</sub> LVDS Load   R <sub>L</sub> Between Outputs   T <sub>A</sub> -	$\begin{array}{c c c c c c }\hline V_{C} & - & -0.5 \\ \hline V_{CC} & \pm 5\% & 3.14 \\ \hline 2.38 \\ \hline I_{CC} & LVDS \ Load & - \\ \hline R_{L} & Between \ Outputs & - \\ \hline T_{A} & - & -20 \\ \hline -40 \\ \end{array}$	$\begin{array}{c c c c c c c } \hline V_{C} & - & -0.5 & - \\ \hline V_{CC} & \pm 5\% & & 3.14 & 3.3 \\ \hline 2.38 & 2.5 & & \\ \hline I_{CC} & LVDS \ Load & - & 20 \\ \hline R_{L} & Between \ Outputs & - & 100 \\ \hline T_{A} & - & -20 & & \\ \hline -40 & & +25 \\ \hline -40 & & \end{array}$	$\begin{array}{c c c c c c c } \hline V_{C} & - & -0.5 & - & V_{CC} \\ \hline V_{CC} & \pm 5\% & 3.14 & 3.3 & 3.47 \\ \hline 2.38 & 2.5 & 2.63 \\ \hline I_{CC} & LVDS Load & - & 20 & 55 \\ \hline R_{L} & Between Outputs & - & 100 & - \\ \hline T_{A} & - & -20 & +25 & +70 \\ \hline -40 & +85 \end{array}$	

# Frequency Stability

PARAMETER	SYMBOL CONDITIONS		MIN	ТҮР	MAX	UNIT			
Frequency Range	f <sub>o</sub>	-	MHz						
Frequency Stability [Note 1]	∆f/f <sub>0</sub>	±20ppm stability, -20°C to +70°C only	20, 25 or 50						
Absolute Pull Range [Note 2]	APR	Frequencies ≥200MHz, APR is ±30ppm	Oppm 50			±ppm			
Aging	$\Delta f/f_{25}$	First Year @ +25°C, nominal V $_{CC}$ and V $_{C}$	-3	-	3	ppm			
1.] Inclusive of initial tolerance at time of shipment, changes in supply voltage, load, temperature and 1st year aging.									

2.] Minimum guaranteed frequency shift from f<sub>O</sub> over variations in temperature, aging, power supply and load.

## **Output Parameters**

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNIT	
Output Type	-	_		LVDS		-	
Quitaut Valtaga Lavala	V <sub>OH</sub>	LVDS Load	-	1.43	1.60	V	
Output Voltage Levels	V <sub>OL</sub>	LVDS Load	0.90	1.10	-	V	
Differential Output Voltage	V <sub>OD</sub>	R <sub>L</sub> = 100 Ohms	247	350	454	mV	
Offset Voltage	V <sub>OS</sub>	$R_L = 100 \text{ Ohms}$	1.125	1.25	1.375	V	
Output Duty Cycle	SYM	@ 1.25V	45	-	55	55 %	
Rise and Fall Time	T <sub>R</sub> , T <sub>F</sub>	@ 20%/80% Levels	-	0.4	1.0	ns	
Start Up Time	Ts	Application of $V_{CC}$	-	5	10	ms	
Enable Function							
Enable Input Voltage	V <sub>IH</sub>	Pin 2 Logic '1', Output Enabled	$0.7V_{CC}$	-	-	V	
Disable Input Voltage	V <sub>IL</sub>	Pin 2 Logic '0', Output Disabled	-	-	$0.3V_{CC}$	V	
Standby Current	I <sub>STB</sub>	Pin 2 Logic '0', Output Standby	-	-	10	μΑ	
Enable Time	T <sub>PLZ</sub>	Pin 2 Logic '1'	-	-	20	μs	
Phase Jitter, RMS	tjrms	Bandwidth 12 kHz - 20 MHz	-	70	500	fs	
Phase Noise	-	See Typical Plots	-	-	-	-	

DOC#008-0560-0 Rev. C

#### www.ctscorp.com




# Enable Truth Table

Pin 2	Pin 4 & 5	Pin 2	Pin 4 & 5	Pin 2	Pin 4 & 5
Logic '1'	Output	Open	Output	Logic 'O'	High Imp.


# Control Voltage

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Control Voltage	V <sub>C</sub>	-	0.30	1.65	3.00	V
Franciska Powietian	۸£/£	$V_{C} = 0.0V$		-155 to -75		10 10 100
Frequency Deviation	$\Delta f/f_0$	V <sub>C</sub> = 3.3V	75 to 155		ppm	
Linearity L		Best Straight Line Fit	-	5	10	%
Gain Transfer K		Pull Sensitivity; @ +1.65V, +25°C	-	75	-	ppm/V
Input Impedance	Z <sub>Vc</sub>	-	10	-	-	MOhms
Modulation Roll-off -		@ -3dB	20	-	-	kHz
Transfer Function	-	-		Positive		-

#### Test Circuit



#### Output Waveform



#### DOC#008-0560-0 Rev. C


## www.ctscorp.com


Page 3 of 7





# Performance Data

#### Frequency Deviation - Over Temperature [typical]










156.25MHz, V<sub>CC</sub> = 3.3V, T<sub>A</sub> = +25°V



#### DOC#008-0560-0 Rev. C

#### www.ctscorp.com


Page 4 of 7





## Performance Data

#### Phase Noise [typical]

122.88MHz,  $V_{CC}$  = 3.3V,  $V_{C}$  = 1.65V,  $T_{A}$  = +25°C







#### DOC#008-0560-0 Rev. C


#### www.ctscorp.com

Page 5 of 7




# **Mechanical Specifications**





## Recommended Pad Layout



## Pin Assignments

Pin	Symbol	Function
1	V <sub>C</sub>	Control Voltage
2	EOH	Enable
3	GND	Circuit & Package
4	Output	RF Output
5	Output	RF Output, Complementary
6	V <sub>cc</sub>	Supply Voltage

## Table I - Date Code

		1	иолтн		JAN FEB		MAR	APR	MAY	JUN	JUL	AUG	SEP	ост	NOV	DEC
	YEAR		JAN	FED	WIAN	AFR	WAT	JON	JUL	AUG	JEP	001	NOV	DEC		
2001	2005	2009	2013	2017	А	В	С	D	Е	F	G	Н	J	К	L	М
2002	2006	2010	2014	2018	Ν	Р	Q	R	S	Т	U	V	W	Х	Y	Z
2003	2007	2011	2015	2019	а	b	С	d	е	f	g	h	j	k		m
2004	2008	2012	2016	2020	n	р	q	r	S	t	u	V	W	х	У	Z

# Marking Information

- 1. \*\* Manufacturing Site Code.
- 2. D Date Code. See Table I for codes.
- 3. ST Frequency Stability/Temperature Code. [Refer to Ordering Information]
- 4. V Voltage Code. L = 3.3V, N = 2.5V
- 5. xxxx Frequency Code. 4-digits required for frequencies 100MHz and above.

[See document 016-1454-0, Frequency Code Tables.]

## Notes


- 1. Termination pads (e4). Barrier-plating is nickel [Ni] with gold [Au] flash plate.
- Reflow conditions per JEDEC J-STD-020; +260°C maximum, 20 seconds.
- 3. MSL = 1.

#### DOC#008-0560-0 Rev. C


## www.ctscorp.com



# Packaging - Tape and Reel



## **Reel Drawing**



#### Notes

- 1. Device quantity is 1k pieces maximum per 180mm reel.
- 2. Complete CTS part number, frequency value and date code information must appear on reel and carton labels.