




**FEATURES**


- Advanced PLL Design
- **Differential LVPECL or LVDS Outputs**
- Standard 5.0mm x 3.2mm 6-Pad Surface Mount Package
- Integrated Phase Jitter 600fs Typical [12kHz – 20MHz]
- Frequency Range 10MHz – 1.0GHz
- Frequency Stability;  $\pm 50\text{ppm}$  Standard,  $\pm 25\text{ppm}$  Available
- Operating Temperature to  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$
- Output Enable Standard
- Tape & Reel Packaging Available
- **RoHS/Green Compliant [6/6]**



**APPLICATIONS**

Model 654P/L is ideal for applications such as networking equipment, broadcast video systems, Ethernet, Fiber Channel, storage area networks, PCI Express, test and measurement equipment.

**ORDERING INFORMATION**




1. Refer to document 016-1454-0, Frequency Code Tables.  
3-digits required for frequencies below 100MHz and 4-digits for frequencies 100MHz or greater.
2. Consult factory for availability of 6I Stability/Temperature combination.

**Not all performance combinations and frequencies may be available.**  
**Contact your local CTS Representative or CTS Customer Service for availability.**

**PACKAGING INFORMATION [Reference]**

Device quantity is 1,000 pieces maximum per 180mm reel.



**ELECTRICAL CHARACTERISTICS**

	PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	
Electrical and Waveform Parameters	Maximum Supply Voltage	V <sub>CC</sub>	-	-0.5	-	5.0	V	
	Storage Temperature	T <sub>STG</sub>	-	-55	-	+125	°C	
	Frequency Range	f <sub>0</sub>	-	10	-	1000	MHz	
	Frequency Stability	Δf/f <sub>0</sub>	All Inclusive, see Note 1. 1st year aging	-	-	20, 25, 50 3	± ppm	
	Operating Temperature	T <sub>A</sub>	-	-20	+25	+70	°C	
	Commercial							
	Industrial			-40		+85		
	Supply Voltage	V <sub>CC</sub>	±5%	2.38	2.5	2.63	V	
				3.14	3.3	3.47		
	Supply Current	I <sub>CC</sub>	Maximum Load	-	54	-	mA	
	LVPECL							
	LVDS			-	23	-		
	Start Up Time	T <sub>S</sub>	Application of V <sub>CC</sub>	-	3	5	ms	
	Phase Jitter, RMS	tj <sub>rms</sub>	Integration Bandwidth 12kHz - 20MHz	-	0.6	<1	ps	
	Period Jitter, RMS	pj <sub>rms</sub>	-	-	2.5	-		
	Period Jitter, Pk-Pk	pj <sub>pk-pk</sub>	-	-	25	-		
	Enable Function		Standby					
	Enable Input Voltage	V <sub>IH</sub>	Pin 1 Logic '1', Output Enabled	0.7*V <sub>CC</sub>	-	-	V	
	Disable Input Voltage	V <sub>IL</sub>	Pin 1 Logic '0', Output Disabled	-	-	0.3*V <sub>CC</sub>		
	Disable Current	I <sub>IL</sub>	Pin 1 Logic '1', Output Disabled	-	-	20	uA	
	Enable Time	T <sub>PLZ</sub>	Pin 1 Logic '1'	-	-	5	ns	
	<b>LVPECL WAVEFORM</b>							
	Output Load	R <sub>L</sub>	Connected between each output and V <sub>CC</sub> - 2V	-	50	-	Ohms	
	Output Duty Cycle	SYM	@ V <sub>CC</sub> - 1.3V	45	-	55	%	
	Output Voltage Levels							
	Logic '1' Level	V <sub>OH</sub>	LVPECL Load	V <sub>CC</sub> - 1.03V	-	V <sub>CC</sub> - 0.60V	V	
	Logic '0' Level	V <sub>OL</sub>	LVPECL Load	V <sub>CC</sub> - 1.85V	-	V <sub>CC</sub> - 1.60V		
	Rise and Fall Time	T <sub>R</sub> , T <sub>F</sub>	@ 20% - 80% Levels	-	0.25	0.6	ns	
<b>LVDS WAVEFORM</b>								
Output Load	R <sub>L</sub>	Between Outputs	-	100	-	Ohms		
Output Duty Cycle	SYM	@ 1.25V	45	-	55	%		
Differential Output Voltage	V <sub>OD</sub>	RL = 100 Ohms	175	350	454	mV		
Offset Voltage	V <sub>OS</sub>	LVDS Load	1.20	1.25	1.30	V		
Output Voltage Levels								
Logic '1' Level	V <sub>OH</sub>	LVDS Load	-	1.43	1.60	V		
Logic '0' Level	V <sub>OL</sub>	LVDS Load	0.90	1.10	-			
Rise and Fall Time	T <sub>R</sub> , T <sub>F</sub>	@ 20% - 80% Levels	-	-	0.4	ns		

Notes:

- Inclusive of initial tolerance at time of shipment, changes in supply voltage, load, temperature and aging.

**D.U.T. PIN ASSIGNMENTS**


PIN	SYMBOL	DESCRIPTION
1	EOH	Enable
2	N.C.	No Connect
3	GND	Circuit & Package Ground
4	Output	RF Output
5	Output	Complimentary RF Output
6	V <sub>CC</sub>	Supply Voltage

**ENABLE TRUTH TABLE**


PIN 1	PIN 4 / 5
Logic '1'	Output
Open	Output
Logic '0'	High Imp.

**ELECTRICAL CHARACTERISTICS**


**PECL/LVDS OUTPUT WAVEFORM**



**TEST CIRCUIT, LVPECL LOAD**





**TEST CIRCUIT, LVDS LOAD**




**MECHANICAL SPECIFICATIONS**

**PACKAGE DRAWING**



**SUGGESTED SOLDER PAD GEOMETRY**

$C_{BYPASS}$  should be  $\geq 0.01 \mu F$ .



**MARKING INFORMATION**

- \*\* - Manufacturing Site Code.
  - D - Date Code. See Table I for codes.
  - O - Output Type. P = LVPECL, L = LVDS. [Refer to Ordering Information.]
  - ST - Frequency stability/temperature code. [Refer to Ordering Information.]
  - V - Voltage code. 3 = 3.3V, 2 = 2.5V
  - xxxx - Frequency Code.  
3-digits, frequencies below 100MHz  
4-digits, frequencies 100MHz or greater.
- Refer to document 016-1454-0, Frequency Code Tables.

**NOTES**

- Complete CTS part number, frequency value and date code information must appear on reel and carton labels.
- Termination pads (e4). Barrier-plating is nickel [Ni] with gold [Au] flash plate.
- Reflow conditions per JEDEC J-STD-020; +260°C maximum, 20 seconds.
- MSL = 1.

**ELECTRICAL CHARACTERISTICS**

**PHASE NOISE**

PARAMETER	SYMBOL	CONDITIONS	TYPICAL	UNIT
LVPECL @ 100MHz Phase Noise	-	Single Side Band		dBc/Hz
		@ 10Hz	-70	
		@ 100Hz	-93	
		@ 1kHz	-116	
		@ 10kHz	-127	
		@ 100kHz	-130	
		@ 1MHz	-144	
		@ 10MHz	-155	
Phase Jitter, RMS	tjrms	Integration Bandwidth 12kHz - 20MHz	714	fs
LVPECL @ 312.5MHz Phase Noise	-	Single Side Band		dBc/Hz
		@ 10Hz	-81	
		@ 100Hz	-92	
		@ 1kHz	-105	
		@ 10kHz	-116	
		@ 100kHz	-121	
		@ 1MHz	-136	
		@ 10MHz	-153	
Phase Jitter, RMS	tjrms	Integration Bandwidth 12kHz - 20MHz	496	fs
LVPECL @ 800MHz Phase Noise	-	Single Side Band		dBc/Hz
		@ 10Hz	-85	
		@ 100Hz	-91	
		@ 1kHz	-97	
		@ 10kHz	-107	
		@ 100kHz	-108	
		@ 1MHz	-126	
		@ 10MHz	-145	
Phase Jitter, RMS	tjrms	Integration Bandwidth 12kHz - 20MHz	782	fs