Off-Line Current Mode PWM Control Circuit with Very Low Start Up Current

Description

The CS-384XB provides all the necessary features to implement off-line fixed frequency current-mode control with a minimum number of external components. The family has been optimized for very low start up current (300uA, typ).

The CS-384XB family incorporates a precision temperature-controlled oscillator with an internally trimmed discharge current to minimize variations in frequency. A precision duty-cycle clamp eliminates the need for an external oscillator when a 50% duty-cycle is used. Duty-cycles of almost 100% are


possible. On board logic ensures that VREF is stabilized before the output stage is enabled. Ion-implant resistors provide tighter control of undervoltage lockout.

Other features include pulse-by-pulse current limiting, and a high-current totem pole output for driving capacitive loads, such as the gate of a power MOSFET. The output is LOW in the off state, consistent with N-channel devices.

These ICs are available in 8 and 14 lead surface mount (SO) and 8 lead PDIP packages.

Absolute Maximum Ratings

Supply Voltage (I _{CC} < 30mA)	Self Limiting
Supply Voltage (Low Impedance Source)	30V
Output Current	±1A
Output Energy (Capacitive Load)	5µJ
Analog Inputs (V _{FB} , Sense)	0.3V to 5.5V
Error Amp Output Sink Current	10mA
Lead Temperature Soldering	
Wave Solder (through hole styles only)10 sec. m	nax, 260°C peak
Reflow (SMD styles only)60 sec. max above 183	⁸ C, 230 C peak



Features

Very low Start Op Current (300µA typ)

Optimized Off-line Control

Internally Trimmed, Temperature Compensated Oscillator

Maximum Duty-cycle Clamp

V_{REF} stabilization before Output Enable

Pulse-by-pulse Current Limiting

Improved Undervoltage Lockout


Double Pulse Suppression

1% Trimmed Bandgap Reference


High Current Totem Pole Output

Package Options

8 Lead PDIP & SO Narrow



14L SO Narrow





Cherry Semiconductor Corporation 2000 South County Trail East Greenwich, Rhode Island 02818-1530 Tel. (401)885-3600 Fax (401)885-3786 email: info@cherry-semi.com

	ners vice som sink kombinerstrukter framkrive framkrive med med betrekt til de store komer kombiner i sink kom Til 1888 i 1	A CONTRACT TO LA	gandania oka 11 mi	ge 2. A deute Mil Militaria (1995) 1	ttalis dinistr til
Reference Section		The state of the s			
Output Voltage	T _I =25°C, I _{OUT} =1mA	4.90	5.00	5.10	
Load Regulation	1≤l _{OUT} ≤20mA		6	25	mV
Total Output Variation	Line, Load, Temperature (Note 2)	4.82		5.18	V
Long Term Stability	T _A =125°C, 1kHrs. (Note 2)		5	25	mV
				- 1100	
Oscillator Section					
Initial Accuracy	Sawtooth Mode (see Fig. 3), T _J =25°C	47	52	57	kHz
	Triangular Mode (see Fig. 3), T_J =25°C	44	52	60	kHz
Temp. Stability	Sawtooth Mode T _{MIN} ST _A ST _{MAX}			利用等的	排費包
remp. Stabinty	(Note 2)		5		%
	Triangular Mode T _{MIN} ≤T _A ≤T _{MAX}				
	(Note 2)		8		%
		Market	Par i	e Mitter	
Discharge Current	T _J =25°C	7.5	8.3	9.3	mA
	$T_{MIN} \le T_A \le T_{MAX}$	7.2		9.5	mA
■ Error Amp Section					
Input Voltage	$V_{COMP}=2.5V$	2.42	2.50	2.58	V
		点群湖	.43	20	ı.μA
A _{VOL}	2≤V _{OUT} ≤4V	65	90		dB
	化的现在 一种是有多数。由于这种人的	0.2	11.0 mg	地灣學園	MH
PSRR	12≤V _{CC} ≤25V	60	70		dB
COMMENSATION AND ADDRESS OF THE				ALC: IN	
Output Source Current	$V_{PB}=2.3V$, $V_{OSC}=5V$	-0.5	-0.8		mA
/ YAN 傳輸 EXI PET TELEP	THE ROLL OF THE STATE OF THE ST		16 . Tr	(1) (1) (1)	V
V _{OUT} Low	V_{FB} =2.7V, R_L =15k Ω to V_{REF}		0.7	1.1	
Current Sense Section					
Gain	(Notes 3 & 4)	2.85	3.00	3.15	V/V
Maximum Ingality and	N. C.	09	10	海和 地	* V
PSRR	12≤V _{CC} ≤25V (Note 3)		70		dB
	THE STATE OF THE S	BOARE.	2	-10	pA.
Input Bes Control		4 4 4 4 5 6 5 1 W.		300	ns
Delay to Output	T _J =25 ℃ (Note 2)		150		
Delay to Output	Activities to the contract of		150		
Delay to Output	Activities to the contract of		0.1	0.4	
Delay to Output Output Section	T _J =25°C (Note 2)				

+ \$1 1.14 F 3 F	engling of kind of production		Nº 1						~
Output Section: continued									
Rise Time	$T_f=25$ °C, $C_L=1$ nF (Note 2)				50)	1	50	ns
Fall Time	T _f =25°C, C _L =1nF (Note 2)		1.50	. :	50	rj der-	18	50	ns
Output Leakage	UVLO Active, V _{OUT} =0				-0	.01	-1	0.00	μA
Total Standby Current									
Start-Up Current					0.		0.		mA
Operating Supply Current	Vm=Vm=0V Rm=10kth, Cm=3.3mF		100 miles	grant.	11	1.0	13	7	mA
V _{CC} Zener Voltage	I _{CC} =25mA				34	:			V
			v. 141				v 24;	:;	
s = 1			1.	,		+ 14		1	,
	OTI .								
Under-Voltage Lockout Secti									
Under-Voltage Lockout Secti Start Threshold	X	14.5	16.0	17.	5	7.8	8.4	9.0	V


Notes: 1. Adjust Vcc above the start threshold before setting at 15V.


Voltage

- 2. These parameters, although guaranteed, are not 100% tested in production.
- 3. Parameter measured at trip point of latch with V_{FB}=0.
- 4. Gain defined as:

$$A = \frac{\Delta V_{COMP}}{\Delta V_{Sense}} ; 0 \le V_{Sense} \le 0.8V.$$

		F* 1. is i	e Particolar
PACK	CAGLERS *	PIN 85 VIBOT	RINCHON
8L PDIP/SO	14L SO Narrow		
1	1	COMP	Error amp output, used to compensate error amplifier
2662	AND COMPANY	**************************************	River stray broading topost
3	5	Sense	Noninverting input to Current Sense Comparator
5	8	Gnd	Ground
于二组制的	in the second	Pwr Chd	Output driver Corpus
6	10	V_{OUT}	Output drive pin
11106036	"神经"	Variet	Curput diliver gradifile supply
7	12	V_{CC}	Positive power supply
			Output of 5V submits reference
The second secon	2,4,6,13	NC	No Connection








Figure 1: Typical Undervoltage Characteristics

Undervoltage Lockout

During Undervoltage Lockout (Figure 1), the output driver is biased to a high impedance state. V_{OUT} should be shunted to ground with a resistor to prevent output leakage current from activating the power switch.

PWM Waveform

To generate the PWM waveform, the control voltage from the error amplifier is compared to a current sense signal which represents the peak output inductor current (Figure 2). An increase in V_{CC} causes the inductor current slope to increase, thus reducing the duty cycle. This is an inherent feed-forward characteristic of current mode control, since the control voltage does not have to change during changes of input supply voltage.

When the power supply sees a sudden large output current increase, the control voltage will increase allowing the duty cycle to momentarily increase. Since the duty




Figure 2: Timing Diagram for key CS-384XB parameters




Figure 3: Oscillator Timing Network and parameters

cycle tends to exceed the maximum allowed, to prevent transformer saturation in some power supplies, the internal oscillator waveform provides the maximum duty cycle clamp as programmed by the selection of oscillator timing components.

Setting the Oscillator

The oscillator timing capacitor, C_T , is charged by V_{REF} through R_T and discharged by an internal current source (Figure 3). During the discharge time, the internal clock signal blanks out the output to the Low state, thus providing a user selected maximum duty cycle clamp.

Charge and discharge times are determined by the general formulas:

$$t_c = R_T C_T \ln \left(\frac{V_{REF} - V_{lower}}{V_{REF} - V_{upper}} \right)$$

$$t_{d} = R_{T}C_{T} ln \left(\frac{V_{REF} - I_{d} R_{T} - V_{lower}}{V_{REF} - I_{d} R_{T} - V_{upper}} \right)$$

Substituting in typical values for the parameters in the above formulas:

 $\label{eq:VREF} V_{REF} = 5.0V, \, V_{upper} = 2.7V, \, V_{lower} = 1.0V, \, I_d = 8.3A,$ then

 $t_c \approx 0.5534R_TC_T$

$$t_{d} = R_{T}C_{T} \ln \left(\frac{2.3 - 0.0083 R_{T}}{4.0 - 0.0083 R_{T}} \right)$$

The frequency and maximum duty cycle can be determined from the Typical Performance Characteristics graphs.


Grounding

High peak currents associated with capacitive loads necessitate careful grounding techniques. Timing and bypass capacitors should be connected close to ground in a single point ground.

The transistor and $5k\Omega$ potentiometer are used to sample the oscillator waveform and apply an adjustable ramp to Sense.

			D	
Lead Count	Met	English		
	Max	Min	Max	Min
8 Lead PDIP	9.40	9.14	.370	.360
8 Lead SO Narrow	5.00	4.80	.197	.188
14L SO Narrow	8.74	8.53	.344	.336

Therma	al Data	8 Lead PDIP	8L SO Narrow	14 L SO Narrow	
RΘ _{JC}	typ	52	45	30	°C/W
RΘ _{JA}	typ	100	165	125	°C/W



· is the latest a second control of the control of		
Part Number	Description	
CS-3842BN8	8L PDIP	
CS-3842BD8	8L SO Narrow	
CS-3842BD14	14L SO Narrow	
CS-3843BN8	8L PDIP	
CS-3843BD8	8L SO Narrow	
CS-3843BD14	14L SO Narrow	

This product is in the preproduction stages of the design process. The data sheet contains preliminary data. CSC reserves the right to make changes to the specifications without notice. Please contact CSC for the latest available information.

relamman