
General Specifications





FEATURES

- · Offered in a complete range of products for both general and specialized applications and designed to meet a wide variety of needs.
- We have a worldwide network in order to supply our global customer bases quickly and efficiently.
- All ofour products are highly reliable due to their monolithic structure of high-purity and superfine uniform ceramics and their integral internal electrodes.
- By combining superior manufacturing technology and materials with high dielectric constants, we produce extremely compact components with exceptional specifications.
- Our stringent quality control if every phase of production from material procurement to shipping ensures consistent manufacturing and superior quality.

DIELECTRIC CHARACTERISTICS


- Temperature Range: -55 to + 105°C
- Standard Temperature: 25°C
- ΔC Max: ±22%

HOW TO ORDER











2 Significant Digits +Number of zeros eg. $10\mu F = 106$ 10nF = 103 47pF = 470

106

Capacitance

Code Code (in pF)



Capacitance $K = \pm 10\%$ $M = \pm 20\%$





PACKAGING CODES

Code	EIA (inch)	IEC(mm)	7" Paper	7" Embossed	13" Paper	13"Embossed
03	0201	0603	Н		N	
05	0402	1005	Н		N	
15	0603	1608	Т		М	
21	0805	2012		U		L


CAPACITANCE RANGE

SIZE			0201		0201 0402		0603						0805			
Packag	ing	All Paper		All P	aper	All Paper			All Embossed							
(L) Longth	mm	0.	.60 ± 0.0)9	1.00	±0.20		1.	60 ± 0.2	20		2.01 ± 0.20				
(L) Length	(in.)	(0.0	0.0 ±24±	004)	(0.040:	£0.002)		(0.0	63 ± 0.0	008)			(0.0	79 ± 0.0	008)	
(W) Width	mm	0	.30 ±0.0)9	0.50	±0.20		0	.80 ±0.2	.0			1.	.25 ± 0.2	20	
(vv) widtii	(in.)	(0.0	011 ±0.0	04)	(0.020:	±0.008)		(0.0	0.0±000	08)			(0.0	49 ± 0.0	008)	
(t) Terminal	mm.	0.	0.18±0.005		0.25:	±0.10		0	.40±0.2	0		0.50 ± 0.25				
` '	(in.)	(0.0	007±0.0		(0.010±0.004)		(0.016±0.008)			(0.020 ± 0.010)						
WVDC		4	6.3	10	4	6.3	4	6.3	10	16	25	4	6.3	10	16	25
Сар	1.0	С	С	С		Α					Α					
(μF)	4.7					Α		Α		С						
	10				Н	Н		С	С	С	С					F
	22				D		С	С					F	F	F	
	47						С					F				
	100											F				
	WVDC	4	6.3	10	4	6.3	4	6.3	10	16	25	4	6.3	10	16	25
	Size		0201		04	02		0603					0805	0805		

Case Size	0201 (KGM03)	0402 (KGM05)			0602 (4	(GM15)	0805 (KGM21)
Case Size	0201 (KGW03)		0402 (KGW05)		0003 (r	(GIVITO)	0803 (KGMZ1)
Thickness Letter	С	Α	D	Н	Α	С	F
Max Thickness(mm)	0.39	0.55	0.8	0.75	0.9	1	1.52
Carrier Tape	PAPER		PAPER		PAF	PER	EMB
Packaging Code 7"reel	Н	Н	Н	Н	T	T	U
Packaging Code 13"reel	N	N	N	N	М	М	L
		PAPER Embossed(EM					Embossed(EMB)

Tan δ Code	Tan δ
7	10.0 % Max.
8	12.5 % Max.
9	15.0 % Max.
10	20.0 % Max.


Please Contact for other Tan δ values





General Specifications





ELECTRICAL CHARACTERISTICS























Please Contact for additional characteristics





Test I	tems		T	est Condition	S		Specification
Capacitanc	e Value (C)		Measu	re after heat trea	atment		Withen Tolerance
Tar	18	The charge	Capacitance C≤10 µF C>10 µF and discharge cu	Frequency 1 kHz ±10% 120 Hz ±10% rrent of the capa	Volt 1.0 ±0.2 V _{rms} 0.5 ±0.2 V _{rms} 0.5 ±0.2 V _{rms}	exceed 50mA	Refer to capacitance chart
Insulation Re	sistance (IR)		voltage for 1 mi arge and discharg	Over 50MΩ•μf			
Dielectric F	Resistance		the rated voltage f must not exceed		The charge and	d discharge current	No Defects
Appea	rance			Microscope			No problem observed
Termination	n Strength	Apply	a sideward force	of 500g (5N) to	PCB-mounted	sample.	No Defects
Bending S	Strength	Glass epo	oxy PCB: Fulcrum	spacing: 90mm	duration time	10 seconds.	No Significant damage with 1mm bending.
	Appearance					-55 (Hz)Amplitude:	No problem observed
Vibration Test	ΔC		g Condition: 10 → ours total, and pla	Within Tolerance			
	Tan δ		heat treatment.		.		Within Tolerance
	Appearance					0°C ±5°C solder for	No Defects
	ΔC		and place in norn neating conditions	Within ±7.5%			
Soldering Heat	Tan δ		Capacitance	Frequency	Volt] [Within Tolerance
Resistant	IR		1	80-100°C	2 min		Over 50MΩ•μF
	Withstanding Voltage	2 150-200°C 2 min The charge and discharge current of the capacitor must not exceed 50mA for IR and Withstanding Voltage measurement.				Resist without problem	
Solder	ability		Sn-3AG-0.5C	Soak Condition: 245 ± 5°C 235 ± 5°C	3 ±0.5 se		Solder Coverage : 90% min.
	Appearance						No Defects
	ΔC	Take initial value (Cycle)	e after heat treatm	ient.			Within ±7.5%
Temperature	Tan δ					(30 min.) → Room in.) After 5 cycles,	Within Tolerance
Cycle	IR	measure after h	eat treatment.Th	e charge and di	scharge curre	nt of the capacitor	Over 50MΩ•μF
	Withstanding Voltage	must not exceed	d 50mA for IR and	ement.	Resist without problem		
	Appearance	Take the initial	value after heat	No Defects			
Moisture Δ C Resistant Load Tan δ		500-512 hours	in the condition o	of 40°C±2°C and	d 90 to 95% R	H, place in normal	Within ±12.5%
						atment.The charge or IR measurement	200% max. of initial value
	IR						Over 10MΩ•μF
High	Appearance		value after heat t	reatment.After a	applying *twice	the rated voltage	No Defects
High- Temperature	ΔC	in the highest of	perating tempera	ature for 1000-1	012 hours, me	easure the sample	Within ±12.5%
Load	Tan δ		nent in normal ten apacitor must not			arge and discharge ent.	200% max. of initial value
	IR						Over 10MΩ•μF

^{*}Apply 1 times when the rated voltage is 4V or less

Heat Treatment

Please contact KYOCERA AVX for the optional specification of the capacitance chart.


Expose sample to temperature of 140-150°C for 1 hour and leave the sample in normal temperature and humidity for 24 ±2 hours.

Test Conditions and Standards




unite: mm


Substrate for Adhesion Strength Test, Vibration Test, Soldering Heat Resistance Test, Temperature Cycle Test, Load Humidity Test, High-Temperature with Loading Test.



			uiiito. iiiiii
Size (EIA Code)	а	b	С
0201	0.26	0.92	0.32
0402	0.4	1.4	0.5
0603	1.0	3.0	1.2

SUBSTRATE FOR BENDING TEST Unit: mm






TestingB oard Thickness: CircuitT hickness:

0.8 ±0 .1mm*

0.04 ±0 .01mm

STRUCTURE




- · Please contact your local AVX Sales office or distributor for specifications not covered in this catalog.
- Capacitance range is subject to change without notice

Please contact sales representative to confirm compatibility with your application.

Packaging Options




TAPE & REEL QUANTITIES




Code Reel	A	В	С	D	E	W ₁	W ₂	R
7-inch Reel	180 -2.0	Ф60 min.	13±0.5	21±0.8	2.0±0.5	10.5±1.5	16.5 max.	1.0

CARRIER TAPE


F= 1mm (0201 & 0402)



F= 2mm (0201 & 0402)




F= 4mm (0603)



Units: mm


Size	Α	В	С	D	E	F	G	Н	J	Carrier Width
	0.37 ± 0.03	0.67 ± 0.03	8.0 +0.3/ -0.1			1.0 ± 0.05		4.0 ± 0.05		
0201	0.39 ± 0.03	0.69 ± 0.03	8.0 ± 0.3	3.5 ± 0.05	1.75 ± 0.1	2.0 ± 0.05	-	4.0 ± 0.1	1.5 + 0.1	8mm
	0.42 ± 0.03	0.72 ± 0.03	8.0 ± 0.3			2.0 ± 0.03		4.0 1 0.1		
	0.65 ± 0.1	1.15 ± 0.1	8.0 +0.3/ -0.1		1.0 ± 0.05		4.0 ± 0.05			
0402	0.75 ± 0.1	1.13 ± 0.1	8.0 ± 0.3	3.5 ± 0.05	1.75 ± 0.1	2.0 ± 0.05	-	40.01	1.5 + 0.1	8mm
	0.8 ± 0.1	1.3 ± 0.1	8.0 ± 0.3			2.0 ± 0.05		4.0 ± 0.1		
0603	1.0 ± 0.2	1.8 ± 0.2	8.0 ± 0.3	3.5 ± 0.05	5 1.75 ± 0.1	4.0± 0.1	2.0 ± 0.05	4.0 ± 0.1	1.5 + 0.1	8mm
0003	1.1 ± 0.2	1.9 ± 0.2	0.0 ± 0.3	3.5 ± 0.05		4.U± U.I	2.0 ± 0.03	4.0 ± 0.1	1.5 + 0.1	OIIIII

DETAIL OF LEADER AND TRAIL



ADHESIVE TAPE

- The exfoliative strength when peeling off the top tape from the carrier tape by the method of the following figure shall be *0.1 to 0.5N.
- When the top tape is peeled off, the adhesive stays on the top tape.
- Chip capacitors will be in a state free without being stuck on the thermal adhesive tape.2



CARRIER TAPE


- Chip will not fall off from carrier tape or carrier tape will not be damaged by bending than within a radius of 25mm.
- The chip are inserted continuously without any empty pocket.
- Chip will not be mis-mounted because of too big clearance between components and cavity. Also the waste of carrier tape will not fill a nozzle hole of mounting machine.





DIMENSIONS FOR RECOMMENDED TYPICAL LAND

Since the amount of solder (size of fillet) to be used has direct influence on the capacitor after mounting, the sufficient consideration is necessary. When the amounts of solder is too much, the stress that a capacitor receives becomes larger. It may become the cause of a crack in the capacitor. When the land design of printed wiring board is considered, it is necessary to set up the form and size of land pattern so that the amount of solder is suitable.



GENERAL Unit: mm


Size	Dime	nsion	Recomm	ended Land Dir	nesnions
(EIA Code)	L	W	а	b	С
	0.6 ± 0.03	0.3 ± 0.03	0.20 to 0.25		0.30 to 0.40
0201	0.6 ± 0.5	0.3 ± 0.05	0.20 10 0.23	0.25 to 0.35	0.30 to 0.40
	0.6 ± 0.09	0.3 ± 0.09	0.23 to 0.30		0.30 to 0.45
	1.0 ± 0.05	0.5 ± 0.05	0.30 to 0.50	0.35 to 0.45	0.40 to 0.60
0402	1.0 ± 0.15	0.5 ± 0.15	0.40 to 0.60	0.40 to 0.50	0.50 to 0.75
	1.0 ± 0.20	0.5 ± 0.20	0.40 10 0.00	0.40 10 0.50	0.30 10 0.73
	1.6 ± 0.10	0.8 ± 0.10	0.70 to 1.00		0.60 to 0.90
0603	1.6 ± 0.15	0.8 ± 0.15		0.00+0.1.00	
0003	1.6 ± 0.20	0.8 ± 0.20	0.80 to 1.00	0.80 to 1.00	0.80 to 1.10
	1.6 ± 0.25	0.8 ± 0.25			


^{*} Recommended land dimensions may differ depending on dimensional tolerance

MOUNTING DESIGN

The chip could crack if the PCB warps during processing after the chip has been soldered.


Recommended chip position on PCB to minimize stress from PCB warpage






MOUNTING

- 1. If the position of the vacuum nozzle is too low, a large force may be applied to the chip capacitor during mounting, resulting in cracking.
- 2. During mounting, set the nozzle pressure to a static load of 1 to 3 N.
- 3. To minimize the shock of the vacuum nozzle, provide a support pin on the back of the PCB to minimize PCB flexure.





4. Bottom position of pick-up nozzle should be adjusted to the top surface of a substrate when camber is corrected

RESIN MOLD

- · If a large amount of resin is used for molding the chip, cracks may occur due to contraction stress during curing. To avoid such cracks, use a low shrinkage resin.
- The insulation resistance of the chip will degrade due to moisture absorption. Use a low moisture absorption resin.
- Check carefully that the resin does not generate a decomposition gas or reaction gas during the curing process or during normal storage. Such gases may crack the chip capacitor or damage the device itself.


Surface Mounting Information



DESIGN OF PRINTED CIRCUIT AND SOLDERING

The recommended fillet height shall be 1/2 of the thickness of capacitors or 0.5mm. When mounting two or more capacitors in the common land, it is necessary to separate the land with the solder resist strike so that it may become the exclusive land of each capacitor.

IDEAL SOLDER HEIGHT




Item	Prohibited	Rexommended Example : Separation by Solder Resist
Multiple Parts Mount		Solder Resist
Mount With Leaded Parts	Leaded Parts	Solder Resist Leaded Parts
Wire Soldering After Mounting	Soldering Iron Wire	Solder Resist
Side by Side Layout	Solder Resist	Solder Resist

SOLDERING METHOD

- 1. Ceramic is easily damaged by rapid heating or cooling. If some heat shock is unavoidable, preheat enough to limit the temperature difference (Delta T)
- 2. The product size 1.6×0.8mm to 3.2×1.6mm can be used in reflow and wave soldering, and the product size of bigger than 3.2×1.6mm, or smaller than 1.6 × 0.8mm can be used in reflow. Circuit shortage and smoking can be created by using capacitors which are used neglecting the above caution
- 3. Please see our recommended soldering conditions
- 4. In case of using Sn-Zn Solder, please contact us in advance
- 5. The following condition is recommended for spot heater application

RECOMMENDED SPOT HEATER CONDITION


Item	Condition				
Distance	5mm min.				
Angle	45°				
Projection Temp.	400°C				
Flow Rate	Set at the minimum				
Nozzle Diameter	2ф to 4ф (Single hole type)				
Applucation Time	10 sec max.				




Surface Mounting Information



RECOMMENDED TEMPERATURE PROFILE (Sn-3Ag-0.5Cu)



Minimize soldering time.
 Ensure that the temperature difference (ΔT) does not exceed 150°C.
 Ensure that the temperature difference (ΔT) does not exceed 130°C for 3.2×2.5mm size or larger.
 MLCC can withstand the above reflow conditions up to 3 times.



① Ensure that the chip capacitor is preheated adequately. ② Ensure that the temperature difference (ΔT) does not exceed 150°C.


3 Cool naturally after soldering.

 $\stackrel{\frown}{4}$ Wave soldering is not applicable for chips with size of 3.2×2.5mm or larger of 1.0×0.5mm or smaller and capacitor arrays.


Surface Mounting Information



RECOMMENDED TEMPERATURE (63n Solder)



- Minimize soldering time.
 Ensure that allowable temperature difference does not exceed 150°C.
 Ensure that allowable temperature difference does not exceed 130°Cf.
 MLCC can withstand the above reflow conditions up to 3 times. Ensure that allowable temperature difference does not exceed 130°C for 3.2×2.5mm size or larger.
- (5) N_2 atmosphere is recommended for reflow of products of 0.4 mm $\times 0.2$ mm size or smaller.



- 1 Ensure that the chip capacitor is preheated adequately.
- ② Ensure that the temperature difference (ΔT) does not exceed 150°C.
- Cool naturally after soldering.
 Wave soldering is not applicable for chips with size of 3.2×2.5mm or larger of 1.0×0.5mm or smaller and capacitor arrays.

Precautions



CIRCUIT DESIGN

- 1. Once application and assembly environments have been checked, the capacitor may be used in conformance with the rating and performance which are provided in both the catalog and the specifications. Use exceeding that which is specified may result in inferior performance or cause a short, open, smoking, or flaming to occur, etc.
- 2. Please consult the manufacturer in advance when the capacitor is used in devices such as: devices which deal with human life, i.e. medical devices; devices which are highly public orientated; and devices which demand a high standard of liability. Accident or malfunction of devices such as medical devices, space equipment and devices having to do with atomic power could generate grave consequence with respect to human lives or, possibly, a portion of the public. Capacitors used in these devices may require high reliability design different from that of generalpurpose capacitors.
- 3. Please use the capacitors in conformance with the operating temperature provided in both the catalog and the specifications. Be especially cautious not to exceed the maximum temperature. In the situation the maximum temperature set forth in both the catalog and specifications is exceeded, the capacitor's insulation resistance may deteriorate, power may suddenly surge and short-circuit may occur. The capacitor has a loss and may self-heat due to equivalent series resistance when alternating electric current is passed therethrough. As this effect becomes especially pronounced in high frequency circuits, please exercise caution. When using the capacitor in a (self-heating) circuit, please make sure the surface of the capacitor remains under the maximum temperature for usage. Also, please make certain temperature rises remain below 20℃.
- 4. Please keep voltage under the rated voltage which is applied to the capacitor. Also, please make certain the peak voltage remains below the rated voltage when AC voltage is super-imposed to the DC voltage. In the situation where AC or pulse voltage is employed, ensure average peak voltage does not exceed the rated voltage. Exceeding the rated voltage provided in both catalog and specifications may lead to defective withstanding voltage or, in worst case situations, may cause the capacitor to smoke or flame.
- 5. When the capacitor is to be employed in a circuit in which there is continuous application of a high frequency voltage or a steep pulse voltage, even though it is within the rated voltage, please inquire to the manufacturer. In the situation the capacitor is to be employed using a high frequency AC voltage or an extremely fast rising pulse voltage, even though it is within the rated voltage, it is possible capacitor reliability will deteriorate.
- 6. It is a common phenomenon of high-dielectric products to have a deteriorated amount of static electricity due to the application of DC voltage. Due caution is necessary as the degree of deterioration varies depending on the quality of capacitor materials, capacity, as well as the load voltage at the time of operation.
- 7. Do not use the capacitor in an environment where it might easily exceed the respective provisions concerning shock and vibration specified in the catalog and specifications. In addition, it is a common piezo phenomenon of high dielectric products to have some voltage due to vibration or to have noise due to voltage change. Please contact sales in such case.
- 8. If the electrostatic capacity value of the delivered capacitor is within the specified tolerance, please consider this when designing the respective product in order that the assembled product function appropriately.
- 9. Please contact us upon using conductive adhesives.

STORAGE

- 1. If the component is stored in minimal packaging (a heat-sealed or zippered plastic bag), the bag should be kept closed. Once the bag has been opened, reseal it or store it in a desiccator.
- 2. Keep storage place temperature + 5 to + 40 °C, humidity 20 to 70% RH. See JIS C 6 0721-3-1, class 1K2 for other climatic conditions.
- 3. The storage atmosphere must be free of corrosive gas such as sulfur dioxide and chlorine. Also, avoid exposing the product to saline moisture. If the product is exposed to such atmospheres, the terminals will oxidize and solderability will be affected.
- 4. Precautions 1) to 3) apply to chip capacitors packaged in carrier tapes.
- 5. The solderability is assured for 6 months from our shipping date if the above storage precautions are followed.