ATWILC1000B-MUT

Atmel

IEEE 802.11 b/g/n Link Controller SoC

Datasheet

Description

Atmel® ATWILC1000B is a single chip IEEE® 802.11b/g/n Radio/Baseband/MAC link controller optimized for low-power mobile applications. ATWILC1000B supports single stream 1x1 802.11n mode providing up to 72Mbps PHY rate. The ATWILC1000B features fully integrated Power Amplifier, LNA, Switch, and Power Management. Implemented in 65nm CMOS technology, the ATWILC1000B offers very low power consumption while simultaneously providing high performance and minimal bill of materials.

The ATWILC1000B supports 2- and 3-wire Bluetooth® coexistence protocols. The ATWILC1000B provides multiple peripheral interfaces including UART, SPI, I²C, and SDIO. The only external clock source needed for the ATWILC1000B is a high-speed crystal or oscillator with a wide range of reference clock frequencies supported (12-40MHz). The ATWILC1000B is available in both QFN and Wafer Level Chip Scale Package (WLCSP) packaging.

Features

- \bullet IEEE 802.1 b/g/n 20MHz (1x1) solution
- Single spatial stream in 2.4GHz ISM band
- Integrated PA and T/R Switch
- Superior Sensitivity and Range via advanced PHY signal processing
- Advanced Equalization and Channel Estimation
- Advanced Carrier and Timing Synchronization
- Wi-Fi Direct and Soft-AP support
- Supports IEEE 802.11 WEP, WPA, and WPA2 Security
- Supports China WAPI security
- Superior MAC throughput via hardware accelerated two-level A-MSDU/A-MPDU frame aggregation and block acknowledgement
- On-chip memory management engine to reduce host load
- SPI, SDIO, UART, and ²C host interfaces
- 2- or 3-wire Bluetooth coexistence interface
- Operating temperature range of -40°C to +85°C
- Power save modes:
	- <1µA Power Down mode typical @3.3V I/O
	- 380µA Doze mode with chip settings preserved (used for beacon monitoring)
	- On-chip low power sleep oscillator
	- Fast host wake-up from Doze mode by a pin or host I/O transaction

Table of Contents

1 Ordering Information and IC Marking

Table 1-1. Ordering Details

2 Block Diagram

Figure 2-1. ATWILC1000B Block Diagram

3 Pinout and Package Information

3.1 Pin Description

ATWILC1000B is offered in an exposed pad 40-pin QFN package. This package has an exposed paddle that must be connected to the system board ground. The QFN package pin assignment is shown in [Figure 3-1.](#page-4-0) The color shading is used to indicate the pin type as follows:

- Green power
- \cdot Red analog
- Blue digital I/O
- Yellow digital input
- Grey unconnected or reserved

The ATWILC1000B pins are described in [Table 3-1.](#page-4-1)

Table 3-1. Pin Description

Atmel

ATWILC1000B-MUT [DATASHEET] Atmel-42491A-ATWILC1000B-MUT_Datasheet_07/2015 5

3.2 Package Description

The ATWILC1000B QFN package information is provided in [Table 3-2.](#page-6-0)

Table 3-2. QFN Package Information

The ATWILC1000B 40L QFN package view is shown in [Figure 3-2.](#page-7-0)

The QFN package is a qualified Green Package.

Figure 3-2. QFN Package

8 ATWILC1000B-MUT [DATASHEET] Atmel-42491A-ATWILC1000B-MUT_Datasheet_07/2015

4tmel

Figure 3-4. WLCSP WILC1000B UU

4 Electrical Specifications

4.1 Absolute Ratings

Table 4-1. Absolute Maximum Ratings

Notes: $1. \quad V_{\text{IN}}$ corresponds to all the digital pins.

- 2. VAIN corresponds to the following analog pins: VDD_RF_RX, VDD_RF_TX, VDD_AMS, RFIOP, RFION, XO_N, XO_P, VDD_SXDIG, VDD_VCO.
- 3. For VESDHBM, each pin is classified as Class 1, or Class 2, or both:
	- The Class 1 pins include all the pins (both analog and digital)
	- The Class 2 pins are all digital pins only
	- VESDHBM is ±1kV for Class1 pins. VESDHBM is ±2kV for Class2 pins

4.2 Recommended Operating Conditions

Table 4-2. Recommended Operating Conditions

Notes: 1. ATWILC1000B is functional across this range of voltages; however, optimal RF performance is guaranteed for VBATT in the range 3.0V < VBATT < 4.2V.

- 2. I/O supply voltage is applied to the following pins: VDDIO_A, VDDIO.
- 3. Battery supply voltage is applied to following pins: VDD_BATT_PPA, VDD_BATT_PA, VBATT_BUCK.
- 4. Refer to Section [9.1](#page-26-2) and [Table 9-3](#page-30-0) for the details of power connections.

4.3 DC Electrical Characteristics

[Table 4-3](#page-10-2) provides the DC characteristics for the ATWILC1000B digital pads.

VDDIO Condition Characteristic Min. Typ. Max. Unit VDDIOL Input Low Voltage V_{IL} \vert -0.30 \vert 0.60 \overline{V} Input High Voltage V_{IH} VDDIO-0.60 VDDIO-0.60 VDDIO+0.30 Output Low Voltage VOL 0.45 Output High Voltage V_{OH} VDDIO-0.50 VDDIO^M Input Low Voltage V_{\parallel} $\qquad \qquad$ \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad 0.63 Input High Voltage V_{IH} VDDIO-0.60 VDDIO-0.60 VDDIO+0.30 Output Low Voltage V_{OL} 2008 **CONTEX 10.45** Output High Voltage V_{OH} VDDIO-0.50 VDDIO^H Input Low Voltage V_{\parallel} $\qquad \qquad$ \qquad \qquad Input High Voltage V_{IH} **VDDIO-0.60** VDDIO-0.60 VDDIO-0.60 VDDIO+0.30 (up to 3.60) Output Low Voltage V_{OL} 2008 **COUNTER 1999 12:00:00 COUNTER 10.45** Output High Voltage V_{OH} VDDIO-0.50 All and Dutput Loading and Controller and Controller and Controller and Controller and Controller and Controller pF All **Digital Input Load** 6 **Contract Contract Contr** $VDDIO_L$ Pad Drive Strength (regular pads¹)) 1.7 2.4 mA VDDIO_M Pad Drive Strength (regular pads¹)) 3.4 6.5 $VDDIO_H$ Pad Drive Strength (regular pads¹)) 10.6 13.5 VDDIOL Pad Drive Strength (high-drive pads¹)) 3.4 4.8 $VDDIO_M$ | Pad Drive Strength (high-drive pads¹)) 6.8 13 VDDIO_H Pad Drive Strength (high-drive pads¹)) 21.2 27

Table 4-3. DC Electrical Characteristics

Note: 1. The following are high-drive pads: I2C_SCL, I2C_SDA; all other pads are regular.

5 Clocking

5.1 Crystal Oscillator

Table 5-1. Crystal Oscillator Parameters

Note: 1. Initial offset must be calibrated to maintain ±25ppm in all operating conditions. This calibration is performed during final production testing.

Atmel

The block diagram in [Figure 5-1\(](#page-11-1)a) shows how the internal Crystal Oscillator (XO) is connected to the external crystal. The XO has 5pF internal capacitance on each terminal XO_P and XO_N. To bypass the crystal oscillator with an external reference, an external signal capable of driving 5pF can be applied to the XO_N terminal as shown [Figure 5-1\(](#page-11-1)b).

(a) Crystal Oscillator is Used b) Crystal Oscillator is Bypassed

[Table 5-2](#page-11-2) specifies the electrical and performance requirements for the external clock.

5.2 Low-Power Oscillator

ATWILC1000B has an internally-generated 32kHz clock to provide timing information for various sleep functions. Alternatively, ATWILC1000B allows for an external 32kHz clock to be used for this purpose, which is provided through Pin 24 (RTC_CLK). Software selects whether the internal clock or external clock is used.

The internal low-power clock is ring-oscillator based and has accuracy within 10,000ppm. When using the internal low-power clock, the advance wakeup time in beacon monitoring mode has to be increased by about 1% of the sleep time to compensate for the oscillator inaccuracy. For example, for the DTIM interval value of 1, wakeup time has to be increased by 1ms.

For any application targeting very low power consumption, an external 32kHz RTC clock should be used.

6 CPU and Memory Subsystems

6.1 Processor

ATWILC1000B has a Cortus APS3 32-bit processor. This processor performs many of the MAC functions, including but not limited to association, authentication, power management, security key management, and MSDU aggregation/de-aggregation. In addition, the processor provides flexibility for various modes of operation, such as STA and AP modes.

6.2 Memory Subsystem

The APS3 core uses a 128KB instruction/boot ROM along with a 160KB instruction RAM and a 64KB data RAM. In addition, the device uses a 128KB shared RAM, accessible by the processor and MAC, which allows the APS3 core to perform various data management tasks on the TX and RX data packets.

6.3 Non-Volatile Memory (eFuse)

ATWILC1000B has 768 bits of non-volatile eFuse memory that can be read by the CPU after device reset. This non-volatile one-time-programmable (OTP) memory can be used to store customer-specific parameters, such as MAC address; various calibration information, such as TX power, crystal frequency offset, etc.; and other software-specific configuration parameters. The eFuse is partitioned into six 128-bit banks. Each bank has the same bit map, which is shown in [Figure 6-1.](#page-12-5) The purpose of the first 80 bits in each bank is fixed, and the remaining 48 bits are general-purpose software dependent bits, or reserved for future use. Since each bank can be programmed independently, this allows for several updates of the device parameters following the initial programming e.g., updating MAC address. Refer to ATWILC1000B Programming Guide for the eFuse programming instructions.

Figure 6-1. eFuse Bit Map

7 WLAN Subsystem

The WLAN subsystem is composed of the Media Access Controller (MAC) and the Physical Layer (PHY). The following two subsections describe the MAC and PHY in detail.

7.1.1 Features

The ATWILC1000B IEEE802.11 MAC supports the following functions:

- IEEE 802.11b/g/n
- IEEE 802.11e WMM QoS EDCA/PCF multiple access categories traffic scheduling
- Advanced IEEE 802.11n features:
	- Transmission and reception of aggregated MPDUs (A-MPDU)
	- Transmission and reception of aggregated MSDUs (A-MSDU)
	- Immediate Block Acknowledgement
	- Reduced Interframe Spacing (RIFS)
- Support for IEEE 802.11i and WFA security with key management
	- WEP 64/128
	- WPA-TKIP
	- 128-bit WPA2 CCMP (AES)
- Support for WAPI security
- Advanced power management
	- Standard 802.11 Power Save Mode
	- Wi-Fi Alliance WMM-PS (U-APSD)
- RTS-CTS and CTS-self support
- Supports either STA or AP mode in the infrastructure basic service set mode
- Supports independent basic service set (IBSS)

7.1.2 Description

The ATWILC1000B MAC is designed to operate at low power while providing high data throughput. The IEEE 802.11 MAC functions are implemented with a combination of dedicated datapath engines, hardwired control logic, and a low-power, high-efficiency microprocessor. The combination of dedicated logic with a programmable processor provides optimal power efficiency and real-time response while providing the flexibility to accommodate evolving standards and future feature enhancements.

Dedicated datapath engines are used to implement data path functions with heavy computational. E.g., an FCS engine checks the CRC of the transmitting and receiving packets, and a cipher engine performs all the required encryption and decryption operations for the WEP, WPA-TKIP, WPA2 CCMP-AES, and WAPI security requirements.

Control functions which have real-time requirements are implemented using hardwired control logic modules. These logic modules offer real-time response while maintaining configurability via the processor. Examples of hardwired control logic modules are the channel access control module (implements EDCA/HCCA, Beacon TX control, interframe spacing, etc.), protocol timer module (responsible for the Network Access Vector, back-off timing, timing synchronization function, and slot management), MPDU handling module, aggregation/deaggregation module, block ACK controller (implements the protocol requirements for burst block communication), and TX/RX control FSMs (coordinate data movement between PHY-MAC interface, cipher engine, and the DMA interface to the TX/RX FIFOs).

The MAC functions implemented solely in software on the microprocessor have the following characteristics:

- Functions with high memory requirements or complex data structures. Examples are association table management and power save queuing.
- Functions with low computational load or without critical real-time requirements. Examples are authentication and association.

 Functions which need flexibility and upgradeability. Examples are beacon frame processing and QoS scheduling.

7.2 PHY

7.2.1 Features

The ATWILC1000B IEEE802.11 PHY supports the following functions:

- Single antenna 1x1 stream in 20MHz channels
- Supports IEEE 802.11b DSSS-CCK modulation: 1, 2, 5.5, 11Mbps
- Supports IEEE 802.11g OFDM modulation: 6, 9, 12,18, 24, 36, 48, 54Mbps
- Supports IEEE 802.11n HT modulations MCS0-7, 20MHz, 800 and 400ns guard interval: 6.5, 7.2, 13.0, 14.4, 19.5, 21.7, 26.0, 28.9, 39.0, 43.3, 52.0, 57.8, 58.5, 65.0, 72.2Mbps
- **IEEE 802.11n mixed mode operation**
- Per packet TX power control
- Advanced channel estimation/equalization, automatic gain control, CCA, carrier/symbol recovery, and frame detection

7.2.2 Description

The ATWILC1000B WLAN PHY is designed to achieve reliable and power-efficient physical layer communication specified by IEEE 802.11b/g/n in single stream mode with 20MHz bandwidth. Advanced algorithms have been employed to achieve maximum throughput in a real world communication environment with impairments and interference. The PHY implements all the required functions such as FFT, filtering, FEC (Viterbi decoder), frequency and timing acquisition and tracking, channel estimation and equalization, carrier sensing and clear channel assessment, as well as the automatic gain control.

7.3 Radio

7.3.1 Receiver Performance

Radio Performance under Typical Conditions: VBATT=3.6V; VDDIO=3.3V; Temp: 25°C.

Table 7-1. Receiver Performance

7.3.2 Transmitter Performance

Radio Performance under Typical Conditions: VBATT=3.6V; VDDIO=3.3V; Temp: 25°C.

Notes: 1. Measured at 802.11 spec compliant EVM/Spectral Mask.

2. Measured at RF Pin assuming 50Ω differential.

8 External Interfaces

ATWILC1000B external interfaces include:

- \bullet ²C Slave for control
- SPI Slave and SDIO Slave for control and data transfer
- SPI Master for external Flash

Atmel

- I²C Master for external EEPROM
- Two UARTs for debug, control, and data transfer
- General Purpose Input/Output (GPIO) pins
- Wi-Fi/Bluetooth coexistence interface

With the exception of the SPI Slave and SDIO Slave host interfaces, which are selected using the dedicated SDIO_SPI_CFG pin, the other interfaces can be assigned to various pins by programming the corresponding pin muxing control register for each pin to a specific value between 0 and 6.The default values of these registers are 0, which is GPIO mode. The summary of the available interfaces and their corresponding pin MUX settings is shown in [Table 8-1.](#page-17-1) For specific programming instructions refer to ATWILC1000B Programming Guide.

Table 8-1. Pin-MUX Matrix of External Interfaces

8.1 I ²C Slave Interface

The I²C Slave interface, used primarily for control by the host processor, is a two-wire serial interface consisting of a serial data line (SDA, Pin 33) and a serial clock (SCL, Pin 32). It responds to the seven bit address value 0x60. The ATWILC1000B I²C supports I²C bus Version 2.1 - 2000 and can operate in standard mode (with data rates up to 100Kb/s) and fast mode (with data rates up to 400Kb/s).

The I²C Slave is a synchronous serial interface. The SDA line is a bidirectional signal and changes only while the SCL line is low, except for STOP, START, and RESTART conditions. The output drivers are open-drain to perform wire-AND functions on the bus. The maximum number of devices on the bus is limited by only the maximum capacitance specification of 400pF. Data is transmitted in byte packages.

For specific information, refer to the Philips Specification entitled "The I²C -Bus Specification, Version 2.1".

The I²C Slave timing is provided in [Figure 8-1](#page-18-0) and [Table 8-2.](#page-19-1)

Table 8-2. I ²C Slave Timing Parameters

8.2 I ²C Master Interface

ATWILC1000B provides an I²C bus master, which is intended primarily for accessing an external EEPROM memory through a software-defined protocol. The I²C Master is a two-wire serial interface consisting of a serial data line (SDA) and a serial clock line (SCL). SDA can be configured on one of the following pins: SD_CLK (pin 19), GPIO1 (pin 24), GPIO6 (pin 31), or I2C_SDA (pin 33). SCL can be configured on one of the following pins: GPIO0 (pin 10), SD_DAT3 (pin 12), GPIO4 (pin 29), or I2C_SCL (pin 32). For more specific instructions refer to ATWILC1000B Programming Guide.

The I²C Master interface supports three speeds:

- Standard mode (100kb/s)
- Fast mode (400kb/s)
- High-speed mode (3.4Mb/s)

The timing diagram of the I²C Master interface is the same as that of the I²C Slave interface (see [Figure 8-1\)](#page-18-0). The timing parameters of I²C Master are shown in [Table 8-3.](#page-19-2)

8.3 SPI Slave Interface

Atmel

ATWILC1000B provides a Serial Peripheral Interface (SPI) that operates as a SPI slave. The SPI Slave interface can be used for control and for serial I/O of 802.11 data. The SPI Slave pins are mapped as shown in [Table 8-4.](#page-20-1) The RXD pin is same as Master Output, Slave Input (MOSI), and the TXD pin is same as Master Input, Slave Output (MISO). The SPI Slave is a full-duplex slave-synchronous serial interface that is available immediately following reset when pin 9 (SDIO_SPI_CFG) is tied to VDDIO.

Table 8-4. SPI Slave Interface Pin Mapping

When the SPI is not selected, i.e., when SSN is high, the SPI interface will not interfere with data transfers between the serial-master and other serial-slave devices. When the serial slave is not selected, its transmitted data output is buffered, resulting in a high impedance drive onto the serial master receive line.

The SPI Slave interface responds to a protocol that allows an external host to read or write any register in the chip as well as initiate DMA transfers. For the details of the SPI protocol and more specific instructions refer to ATWILC1000B Programming Guide.

The SPI Slave interface supports four standard modes as determined by the Clock Polarity (CPOL) and Clock Phase (CPHA) settings. These modes are illustrated in [Table 8-5](#page-21-0) and [Figure 8-2.](#page-21-1) The red lines i[n Figure 8-2](#page-21-1) correspond to Clock Phase = 0 and the blue lines correspond to Clock Phase = 1.

Table 8-5. SPI Slave Modes

Figure 8-2. SPI Slave Clock Polarity and Clock Phase Timing

The SPI Slave timing is provided i[n Figure 8-3](#page-21-2) and [Table 8-6.](#page-22-1)

Table 8-6. SPI Slave Timing Parameters

8.4 SPI Master Interface

ATWILC1000B provides a SPI Master interface for accessing external Flash memory. The SPI Master pins are mapped as shown in [Table 8-7.](#page-22-2) The TXD pin is same as Master Output, Slave Input (MOSI), and the RXD pin is same as Master Input, Slave Output (MISO). The SPI Master interface supports all four standard modes of clock polarity and clock phase shown in [Table 8-5.](#page-21-0) External SPI Flash memory is accessed by a processor programming commands to the SPI Master interface, which in turn initiates a SPI master access to the Flash. For more specific instructions refer to ATWILC1000B Programming Guide.

Table 8-7. SPI Master Interface Pin Mapping

The SPI Master timing is provided in [Figure 8-4](#page-23-1) and [Table 8-8.](#page-23-2)

Figure 8-4. SPI Master Timing Diagram

Table 8-8. SPI Master Timing Parameters

8.5 SDIO Slave Interface

The ATWILC1000B SDIO Slave is a full speed interface. The interface supports the 1-bit/4-bit SD transfer mode at the clock range of 0-50MHz. The Host can use this interface to read and write from any register within the chip as well as configure the ATWILC1000B for data DMA. To use this interface, pin 9 (SDIO_SPI_CFG) must be grounded. The SDIO Slave pins are mapped as shown in [Table 8-9.](#page-23-3)

Table 8-9. SDIO Interface Pin Mapping

When the SDIO card is inserted into an SDIO aware host, the detection of the card will be via the means described in SDIO specification. During the normal initialization and interrogation of the card by the host, the card will identify itself as an SDIO device. The host software will obtain the card information in a tuple (linked list) format and determine if that card's I/O function(s) are acceptable to activate. If the card is acceptable, it will be allowed to power up fully and start the I/O function(s) built into it.

The SD memory card communication is based on an advanced 9-pin interface (Clock, Command, four Data, and three Power lines) designed to operate at maximum operating frequency of 50MHz.

The SDIO Slave interface has the following features:

- **Meets SDIO card specification version 2.0**
- Host clock rate variable between 0 and 50MHz
- 1 bit/4-bit SD bus modes supported
- Allows card to interrupt host
- Responds to Direct read/write (IO52) and Extended read/write (IO53) transactions
- Supports Suspend/Resume operation

The SDIO Slave interface timing is provided in [Figure 8-5](#page-24-0) and [Table 8-10.](#page-24-1)

Figure 8-5. SDIO Slave Timing Diagram

Table 8-10. SDIO Slave Timing Parameters

8.6 UART

ATWILC1000B has two Universal Asynchronous Receiver/Transmitter (UART) interfaces for serial communication: UART1 and UART2. The UARTs are compatible with the RS-232 standard, where ATWILC1000B operates as Data Terminal Equipment (DTE).

UART1 has a 2-pin interface without flow control (RXD/TXD), where RXD (received data) can be enabled on one of five alternative pins and TXD (transmitted data) can be enabled on one of seven alternative pins by programming their corresponding pin MUX control registers (see [Table 8-1\)](#page-17-1). UART2 has a 4-pin interface with flow control (RXD/TXD/CTS/RTS), where RXD (received data) can be enabled on one of two alternative pins, TXD (transmitted data) can be enabled on one of two alternative pins, CTS (clear to send) can be enabled on one of two alternative pins, and RTS (request to send) can be enabled on one of two alternative pins by programming their corresponding pin MUX control registers (see [Table 8-1\)](#page-17-1).

Both UARTs feature programmable baud rate generation with fractional clock division, which allows transmission and reception at a wide variety of standard and non-standard baud rates. The UART input clock is selectable between XO×2, XO, XO÷2, and XO÷4, which corresponds to 52MHz, 26MHz, 13MHz, and 6.5MHz for the typical XO frequency (26MHz). The clock divider value is programmable as 13 integer bits and 3 fractional bits (with 8.0 being the smallest recommended value for normal operation). This results in the maximum baud rate of 52MHz/8.0 = 6.5MBd for typical XO frequency.

Both UARTs can be configured for seven or eight bit operation, with or without parity, with four different parity types (odd, even, mark, or space), and with one or two stop bits. They also have RX and TX FIFOs, which ensure reliable high speed reception and low software overhead transmission. FIFO size is 4x8 for both RX and TX direction. The UARTs also have status registers showing the number of received characters available in the FIFO and various error conditions, as well the ability to generate interrupts based on these status bits.

UART2 supports standard flow control using CTS and RTS signals – UART2 can be programmed to enable or disable flow control. CTS is an active low input. When it is asserted (low) UART2 will transmit data; when it becomes de-asserted (high) UART2 will finish transmitting the current byte (if it is in progress) and will not resume transmitting until CTS becomes asserted again. RTS is an active low output. It becomes asserted (low) when the RX FIFO in UART2 has space; it becomes de-asserted (high) when there is not enough space in the RX FIFO.

An example of UART receiving or transmitting a single packet is shown in [Figure 8-6.](#page-25-2) This example shows 7-bit data (0x45), odd parity, and two stop bits.

For more specific instructions refer to ATWILC1000B Programming Guide.

Figure 8-6. Example of UART RX or TX Packet

8.7 Wi-Fi/Bluetooth Coexistence

ATWILC1000B supports 2-wire and 3-wire Wi-Fi/Bluetooth Coexistence signaling conforming to the IEEE 802.15.2-2003 standard, Part 15.2. The type of coexistence interface used (2 or 3 wire) is chosen to be compatible with the specific Bluetooth device used in a given application. Coexistence interface can be enabled on several alternative pins by programming their corresponding pin MUX control register to 6 (see [Table](#page-17-1) 8-1, where any pin marked "IO_COE" in the "Mux6" column can be configured for any function of the

coexistence interface). [Table 8-11](#page-26-3) shows a usage example of the 2-wire interface using the GPIO3 and GPIO4 pins; 3-wire interface using the GPIO3, GPIO4, and GPIO5 pins; for more specific instructions on configuring Coexistence refer to ATWILC1000B Programming Guide.

Pin Name	Pin#	Function	Target	2-wire	3-wire
GPIO ₃	28	BT_Req	BT is requesting to access the medium to trans- mit or receive. Goes high on TX or RX slot	Used	Used
GPIO ₄	29	WL Act	Device response to the BT request. High - BT_req is denied and BT slot blocked.	Used	Used
GPIO ₅	30	BT Pri	Priority of the BT packets in the requested slot. High to indicate high priority and low for normal.	Not Used	Used
GPIO ₆	31	Ant SW	Direct control on Antenna (coex bypass)	Optional	Optional

Table 8-11. Coexistence Pin Assignment Example

8.8 GPIOs

Nine General Purpose Input/Output (GPIO) pins, labeled GPIO 0-8, are available to allow for application specific functions. Each GPIO pin can be programmed as an input (the value of the pin can be read by the host or internal processor) or as an output (the output values can be programmed by the host or internal processor), where the default mode after power-up is input. GPIOs 7 and 8 are only available when the host does not use the SDIO interface, which shares two of its pins with these GPIOs. Therefore, for SDIO-based applications, seven GPIOs (0-6) are available. For more specific usage instructions refer to ATWILC1000B Programming Guide.

9 Power Management

9.1 Power Architecture

ATWILC1000B uses an innovative power architecture to eliminate the need for external regulators and reduce the number of off-chip components. This architecture is shown in [Figure 9-1.](#page-27-0) The Power Management Unit (PMU) has a DC/DC Converter that converts VBATT to the core supply used by the digital and RF/AMS blocks. [Table 9-1](#page-27-1) shows the typical values for the digital and RF/AMS core voltages. The PA and eFuse are supplied by dedicated LDOs, and the VCO is supplied by a separate LDO structure.

Figure 9-1. Power Architecture

Table 9-1. PMU Output Voltages

The power connections in [Figure 9-1](#page-27-0) provide a conceptual framework for understanding the ATWILC1000B power architecture. Refer to the reference design for an example of power supply connections, including proper isolation of the supplies used by the digital and RF/AMS blocks.

Atmel

9.2 Power Consumption

9.2.1 Description of Device States

ATWILC1000B has several Devices States:

- ON Transmit_High_Power Device is actively transmitting an 802.11 signal. Highest output power and nominal current consumption
- ON_Transmit_Low_Power Device is actively transmitting an 802.11 signal. Reduced output power and reduced current consumption
- ON_Receive_High_Power Device is actively receiving an 802.11 signal. Lowest sensitivity and nominal current consumption
- ON Receive Low Power Device is actively receiving an 802.11 signal. Degraded sensitivity and reduced current consumption
- ON_Doze– Device is on but is neither transmitting nor receiving
- Power_Down Device core supply off (Leakage)

The following pins are used to switch between the ON and Power_Down states:

- CHIP_EN Device pin (pin #23) used to enable DC/DC Converter
- VDDIO I/O supply voltage from external supply

In the ON states, VDDIO is on and CHIP_EN is high (at VDDIO voltage level). To switch between the ON states and Power_Down state CHIP_EN has to change between high and low (GND) voltage. When VDDIO is off and CHIP_EN is low, the chip is powered off with no leakage (also see Section [9.2.3\)](#page-29-0).

9.2.2 Current Consumption in Various Device States

Table 9-2. Current Consumption

Note: 1. Conditions: VBATT @3.6v, VDDIO @2.8V, 25°C

2. Power consumption numbers are preliminary

9.2.3 Restrictions for Power States

When no power supplied to the device, i.e., the DC/DC Converter output and VDDIO are both off (at ground potential). In this case, a voltage cannot be applied to the device pins because each pin contains an ESD diode from the pin to supply. This diode will turn on when voltage higher than one diode-drop is supplied to the pin.

If a voltage must be applied to the signal pads while the chip is in a low power state, the VDDIO supply must be on, so the SLEEP or Power_Down state must be used.

Similarly, to prevent the pin-to-ground diode from turning on, do not apply a voltage that is more than one diode-drop below ground to any pin.

9.3 Power-Up/Down Sequence

The power-up/down sequence for ATWILC1000B is shown in [Figure 9-2.](#page-30-1) The timing parameters are provided in [Table 9-3.](#page-30-0)

Parameter	Min.	Max.	Unit	Description	Notes	
t _A	Ω			VBATT rise to VDDIO rise	VBATT and VDDIO can rise simultaneously or can be tied together. VDDIO must not rise before VBATT.	
t_{B}	Ω		VDDIO rise to CHIP EN rise floating.		CHIP EN must not rise before VDDIO. CHIP_EN must be driven high or low, not left	
tc	5		ms	CHIP_EN rise to RESETN rise	This delay is needed because XO clock must stabilize before RESETN removal. RESETN must be driven high or low, not left floating.	
t _A	Ω			VDDIO fall to VBATT fall	VBATT and VDDIO can fall simultaneously or can be tied together. VBATT must not fall be- fore VDDIO.	
t_{B}	Ω			CHIP EN fall to VDDIO fall	VDDIO must not fall before CHIP EN. CHIP EN and RESETN can fall simultane- ously.	
tc	Ω			RESETN fall to VDDIO fall	VDDIO must not fall before RESETN. RE- SETN and CHIP_EN can fall simultaneously.	

Table 9-3. Power-Up/Down Sequence Timing

9.4 Digital I/O Pin Behavior during Power-Up Sequences

The following table represents digital I/O Pin states corresponding to device power modes.

Table 9-4. Digital I/O Pin Behavior in Different Device States

Device State	VDDIO	CHIP EN	RESETN	Output Driver	Input Driver	Pull Up/Down Resistor (96k Ω)
Power Down: core supply off	High	Low	Low	Disabled (Hi- Z)	Disabled	Disabled
Power-On Reset: core supply on, hard reset on	High	High	Low	Disabled (Hi- Z)	Disabled	Enabled
Power-On Default: core supply on, device out of reset but not programmed yet	High	High	High	Disabled (Hi- Z)	Enabled	Enabled
On Doze/ On Transmit/ On Receive: core supply on, device pro- grammed by firmware	High	High	High	Programmed by firmware for each pin: Enabled or Disabled	Opposite of Output Driver state	Programmed by firmware for each pin: Enabled or Disabled

10 Reference Design

The ATWILC1000B reference design schematic is shown in [Figure 10-1.](#page-32-0)

Figure 10-1. ATWILC1000B Reference Schematic

11 Reference Documentation and Support

11.1 Reference Documents

Atmel offers a set of collateral documentation to ease integration and device ramp.

The following list of documents available on Atmel web or integrated into development tools.

To enable fast development contact your local FAE or visit the [http://www.atmel.com/.](http://www.atmel.com/)

For a complete listing of development-support tools & documentation, visit [http://www.atmel.com/,](http://www.atmel.com/) or contact the nearest Atmel field representative.

12 Revision History

Atmel Enabling Unlimited Possibilities®

Atmel Corporation 1600 Technology Drive, San Jose, CA 95110 USA **T:** (+1)(408) 441.0311 **F:** (+1)(408) 436.4200 **│ www.atmel.com**

© 2015 Atmel Corporation. / Rev.: Atmel-42491A-ATWILC1000B-MUT_Datasheet_07/2015.

Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right
is granted by this document or in con INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT
SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT , EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this
document and reserves the right to make changes to spec contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, auto motive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not products are not especifically designat products are not designed nor intended for use in military or aerospace applications or environments unless specifical
designed nor intended for use in automotive applications unless specifically designated by Atmel as aut SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in conne ction with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent.
Safety-Critical Applications