

# +3.3 V/+5 V Multiplying 12-Bit DACs

# AD7943/AD7945/AD7948

#### **FEATURES**

12-Bit Multiplying DACs
Guaranteed Specifications with +3.3 V/+5 V Supply
0.5 LSBs INL and DNL
Low Power: 5 μW typ
Fast Interface

40 ns Strobe Pulsewidth (AD7943) 40 ns Write Pulsewidth (AD7945, AD7948) Low Glitch: 60 nV-s with Amplifier Connected Fast Settling: 600 ns to 0.01% with AD843

APPLICATIONS

Battery-Powered Instrumentation Laptop Computers Upgrades for All 754x Series DACs (5 V Designs)

#### **GENERAL DESCRIPTION**


The AD7943, AD7945 and AD7948 are fast 12-bit multiplying DACs that operate from a single +5 V supply (Normal Mode) and a single +3.3 V to +5 V supply (Biased Mode). The AD7943 has a serial interface, the AD7945 has a 12-bit parallel interface, and the AD7948 has an 8-bit byte interface. They will replace the industry-standard AD7543, AD7545 and AD7548 in many applications, and they offer superior speed and power consumption performance.


The AD7943 is available in 16-lead DIP, 16-lead SOP (Small Outline Package) and 20-lead SSOP (Shrink Small Outline Package).


The AD7945 is available in 20-lead DIP, 20-lead SOP and 20-lead SSOP.

The AD7948 is available in 20-lead DIP, 20-lead SOP and 20-lead SSOP.

#### FUNCTIONAL BLOCK DIAGRAMS







# AD7943/AD7945/AD7948-SPECIFICATIONS1

 $\begin{array}{l} \textbf{NORMAL MODE} \quad \text{(AD7943: } V_{DD} = +4.5 \text{ V to } +5.5 \text{ V; } V_{IOUT1} = V_{IOUT2} = \text{AGND} = 0 \text{ V; } V_{REF} = +10 \text{ V; } T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.} \\ \textbf{AD7945, AD7948: } V_{DD} = +4.5 \text{ V to } +5.5 \text{ V; } V_{IOUT1} = \text{AGND} = 0 \text{ V; } V_{REF} = +10 \text{ V; } T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.} \\ \end{array}$ 

Parameter	B Grades <sup>2</sup>	T Grade <sup>2, 3</sup>	Units	Test Conditions/Comments
ACCURACY				
Resolution	12	12	Bits	$1 \text{ LSB} = V_{REF}/2^{12} = 2.44 \text{ mV} \text{ when } V_{REF} = 10 \text{ V}$
Relative Accuracy	±0.5	±0.5	LSB max	N.J. N.J.
Differential Nonlinearity	±0.5	±0.5	LSB max	All Grades Guaranteed Monotonic over Temperature
Gain Error				<b>F</b>
$ m T_{MIN}$ to $ m T_{MAX}$	±2	±2	LSB max	
Gain Temperature Coefficient <sup>4</sup>	2	2	ppm FSR/°C typ	
	5	5	ppm FSR/°C max	
Output Leakage Current			Print Cit Cities	
$I_{OUT_1}$				
@ +25°C	10	10	nA max	See Terminology Section
$\overset{\circ}{\mathrm{T}}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$	100	100	nA max	Typically 20 nA over Temperature
REFERENCE INPUT				
Input Resistance	6	6	kΩ min	Typical Input Resistance = $9 \text{ k}\Omega$
	12	12	kΩ max	
DIGITAL INPUTS				
V <sub>INH</sub> , Input High Voltage	2.4	2.4	V min	
V <sub>INL</sub> , Input Low Voltage	0.8	0.8	V max	
I <sub>INH</sub> , Input Current	±1	±1	μA max	
C <sub>IN</sub> , Input Capacitance <sup>4</sup>	10	10	pF max	
DIGITAL OUTPUT (AD7943 SRO)	1		F	For 1 CMOS Load
Output Low Voltage $(V_{OI})$	0.2	0.2	V max	For I CMOS Load
	1	-		
Output High Voltage (V <sub>OH</sub> )	$V_{\rm DD} - 0.2$	$V_{\rm DD} - 0.2$	V min	
POWER REQUIREMENTS				
$ m V_{DD}$ Range	4.5/5.5	4.5/5.5	V min/V max	
Power Supply Sensitivity <sup>4</sup>				
$\Delta  ext{Gain}/\Delta  ext{V}_{ ext{DD}}$	-75	-75	dB typ	
$I_{DD}$ (AD7943)	5	5	μA max	$V_{INH} = V_{DD} - 0.1 \text{ V min, } V_{INL} = 0.1 \text{ V max.}$
				SRO Open Circuit. No STB Signal. Typically
				1 μA. Typically 100 μA with a 1 MHz STB
				Frequency. At Input Levels of 0.8 V and 2.4 V,
				I <sub>DD</sub> Is Typically 2.5 mA.
I <sub>DD</sub> (AD7945, AD7948)	5	5	μA max	$V_{\text{INH}} = V_{\text{DD}} - 0.1 \text{ V min, } V_{\text{INL}} = 0.1 \text{ V max.}$
			<b>'</b>	Typically 1 µA. At Input Levels of 0.8 V and
				2.4 V, I <sub>DD</sub> Is Typically 2.5 mA.
		l .		) -DD JF j = - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 -

#### NOTES

<sup>&</sup>lt;sup>1</sup>The AD7943, AD7945 and AD7948 are specified in the normal current mode configuration and in the biased current mode for single-supply applications. Figures 14 and 15 are examples of normal mode operation.

<sup>&</sup>lt;sup>2</sup>Temperature ranges as follows: B Grades: -40 °C to +85 °C; T Grade: -55 °C to +125 °C.

<sup>&</sup>lt;sup>3</sup>The T Grade applies to the AD7945 only.

<sup>&</sup>lt;sup>4</sup>Guaranteed by design.

Specifications subject to change without notice.

# SPECIFICATIONS1

**BIASED MODE** (AD7943:  $V_{DD} = +3$  V to +5.5 V;  $V_{IOUT1} = V_{IOUT2} = AGND = 1.23$  V;  $V_{REF} = +0$  V to 2.45 V;  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. AD7945, AD7948:  $V_{DD} = +3$  V to +5.5 V;  $V_{IOUT1} = AGND = 1.23$  V;  $V_{REF} = +0$  V to 2.45 V;  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.)

Parameter	A Grades <sup>2</sup>	Units	Test Conditions/Comments
ACCURACY			
Resolution	12	Bits	1 LSB = $(V_{IOUT1} - V_{REF})/2^{12} = 300 \mu V$ When $V_{IOUT1} = 1.23 \text{ V}$ and $V_{REF} = 0 \text{ V}$
Relative Accuracy	±1	LSB max	NOTT KE
Differential Nonlinearity	±0.9	LSB max	All Grades Guaranteed Monotonic over Temperature
Gain Error @ +25°C	±3	LSB max	•
$T_{MIN}$ to $T_{MAX}$	±4	LSB max	
Gain Temperature Coefficient <sup>3</sup>	2 5	ppm FSR/°C typ ppm FSR/°C max	
Output Leakage Current			See Terminology Section
I <sub>OUT1</sub>	1.0		
@ +25°C	10	nA max	
$T_{MIN}$ to $T_{MAX}$	100	nA max	Typically 20 nA over Temperature
Input Resistance	6	kΩ min	This Varies with DAC Input Code
@ I <sub>OUT2</sub> Pin (AD7943) @ AGND Pin (AD7945, AD7948)	6	kΩ min	
	0	K32 111111	
DIGITAL INPUTS			
$V_{INH}$ , Input High Voltage @ $V_{DD}$ = +5 V	2.4	V min	
$V_{INH}$ , Input High Voltage @ $V_{DD} = +3.3 \text{ V}$	2.1	V min	
$V_{INL}$ , Input Low Voltage @ $V_{DD} = +5 \text{ V}$	0.8	V max	
$V_{INL}$ , Input Low Voltage @ $V_{DD} = +3.3 \text{ V}$	0.6	V max	
I <sub>INH</sub> , Input Current	±1	μA max	
C <sub>IN</sub> , Input Capacitance <sup>3</sup>	10	pF max	
DIGITAL OUTPUT (SRO)			For 1 CMOS Load
Output Low Voltage (V <sub>OL</sub> )	0.2	V max	
Output High Voltage (V <sub>OH</sub> )	$V_{\mathrm{DD}}$ – 0.2	V min	
POWER REQUIREMENTS			
V <sub>DD</sub> Range	3.0/5.5	V min/V max	
Power Supply Sensitivity <sup>3</sup>			
$\Delta G$ ain/ $\Delta V_{ m DD}$	-75	dB typ	
I <sub>DD</sub> (AD7943)	5	μA max	$V_{INH} = V_{DD} - 0.1 \text{ V min}, V_{INL} = 0.1 \text{ V max}.$
			SRO Open Circuit; No STB Signal; Typically 1 µA. Typically 100 µA with 1 MHz STB Frequency.
I <sub>DD</sub> (AD7945, AD7948)	5	μA max	$V_{\rm INH} = V_{\rm DD} - 0.1~V$ min, $V_{\rm INL} = 0.1~V$ max. Typically 1 $\mu A$ .

#### NOTES

REV. B -3-

<sup>&</sup>lt;sup>1</sup>These specifications apply with the devices biased up at 1.23 V for single supply applications. The model numbering reflects this by means of a "-B" suffix (for example: AD7943AN-B). Figure 16 is an example of Biased Mode Operation.

<sup>&</sup>lt;sup>2</sup>Temperature ranges as follows: A Versions: -40°C to +85°C.

<sup>&</sup>lt;sup>3</sup>Guaranteed by design.

Specifications subject to change without notice.

# **AC PERFORMANCE CHARACTERISTICS**

**NORMAL MODE** (AD7943:  $V_{DD} = +4.5 \text{ V}$  to +5.5 V;  $V_{IOUT1} = V_{IOUT2} = \text{AGND} = 0 \text{ V}$ . AD7945, AD7948:  $V_{DD} = +4.5 \text{ V}$  to +5.5 V;  $V_{IOUT1} = \text{AGND} = 0 \text{ V}$ .  $V_{REF} = 6 \text{ V}$  rms, 1 kHz sine wave;  $T_A = T_{MIN}$  to  $T_{MAX}$ ; DAC output op amp is AD843; unless otherwise noted.) These characteristics are included for Design Guidance and are not subject to test.

Parameter	B Grades	T Grade	Units	Test Conditions/Comments
DYNAMIC PERFORMANCE				
Output Voltage Settling Time	600	700	ns typ	To 0.01% of Full-Scale Range. $V_{REF}$ =
				+10 V; DAC Latch Alternately Loaded with
				All 0s and All 1s
Digital to Analog Glitch Impulse	60	60	nV-s typ	Measured with $V_{REF} = 0$ V. DAC Latch
				Alternately Loaded with All 0s and All 1s
Multiplying Feedthrough Error	<del>-75</del>	<b>−75</b>	dB max	DAC Latch Loaded with All 0s
Output Capacitance	60	60	pF max	All 1s Loaded to DAC
	30	30	pF max	All 0s Loaded to DAC
Digital Feedthrough (AD7943)	5	5	nV-s typ	Feedthrough to the DAC Output with $\overline{\text{LD1}}$ ,
				LD2 High and Alternate Loading of All 0s
				and All 1s into the Input Shift Register
Digital Feedthrough (AD7945, AD7948)	5	5	nV-s typ	Feedthrough to the DAC Output with $\overline{\text{CS}}$
				High and Alternate Loading of All 0s and
				All 1s to the DAC Bus
Total Harmonic Distortion	-83	-83	dB typ	
Output Noise Spectral Density				
@ 1 kHz	35	35	nV/√ <del>Hz</del> typ	All 1s Loaded to DAC. $V_{REF} = 0 \text{ V}$ . Output
-				Op Amp Is OP07

Specifications subject to change without notice.

### **AC PERFORMANCE CHARACTERISTICS**

**BIASED MODE** (AD7943:  $V_{DD} = +3$  V to +5.5 V;  $V_{IOUT1} = V_{IOUT2} = AGND = 1.23$  V. AD7945, AD7948:  $V_{DD} = +3$  V to +5.5 V;  $V_{IOUT1} = AGND = 1.23$  V.  $V_{REF} = 1$  kHz, 2.45 V p-p, sine wave biased at 1.23 V; DAC output op amp is AD820;  $T_A = T_{MIN}$  to  $T_{MAX}$ ; unless otherwise noted.) These characteristics are included for Design Guidance and are not subject to test.

Parameter	A Grades	Units	Test Conditions/Comments
DYNAMIC PERFORMANCE			
Output Voltage Settling Time	5	μs typ	To 0.01% of Full-Scale Range. $V_{REF} = 0 \text{ V}$
			DAC Latch Alternately Loaded with All 0s and All 1s
Digital to Analog Glitch Impulse	60	nV-s typ	V <sub>REF</sub> = 1.23 V. DAC Register Alternately Loaded
			with All 0s and All 1s
Multiplying Feedthrough Error	<b>−75</b>	dB max	DAC Latch Loaded with All 0s
Output Capacitance	60	pF max	All 1s Loaded to DAC
	30	pF max	All 0s Loaded to DAC
Digital Feedthrough	5	nV-s typ	Feedthrough to the DAC Output with $\overline{\text{LD1}}$ , $\overline{\text{LD2}}$
			High and Alternate Loading of All 0s and All 1s
			into the Input Shift Register
Digital Feedthrough (AD7945, AD7948)	5	nV-s typ	Feedthrough to the DAC Output with CS High
			and Alternate Loading of All 0s and All 1s to the
			DAC Bus
Total Harmonic Distortion	-83	dB typ	
Output Noise Spectral Density			
@ 1 kHz	25	nV/√ <del>Hz</del> typ	All 1s Loaded to DAC. $V_{REF} = 1.23 \text{ V}$

Specifications subject to change without notice.

-4- REV. B

# AD7943 TIMING SPECIFICATIONS $^1$ ( $T_A = T_{\text{MIN}}$ to $T_{\text{MAX}}$ , unless otherwise noted)

Parameter	Limit @ V <sub>DD</sub> = +3 V to +3.6 V	Limit @ V <sub>DD</sub> = +4.5 V to +5.5 V	Units	Description
t <sub>STB</sub> <sup>2</sup>	60	40	ns min	STB Pulsewidth
$t_{\mathrm{DS}}$	15	10	ns min	Data Setup Time
$t_{ m DH}$	35	25	ns min	Data Hold Time
$t_{SRI}$	55	35	ns min	SRI Data Pulsewidth
$t_{ m LD}$	55	35	ns min	Load Pulsewidth
t <sub>CLR</sub>	55	35	ns min	CLR Pulsewidth
$t_{ASB}$	0	0	ns min	Min Time Between Strobing Input Shift
				Register and Loading DAC Register
$t_{SV}^3$	60	35	ns max	STB Clocking Edge to SRO Data Valid Delay

#### NOTES

Specifications subject to change without notice.




Figure 1. AD7943 Timing Diagram




Figure 2. Load Circuit for Digital Output Timing Specifications

REV. B –5–

 $<sup>^{1}</sup>$ All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V. tr and tf should not exceed 1  $\mu$ s on any digital input.

<sup>&</sup>lt;sup>2</sup>STB mark/space ratio range is 60/40 to 40/60.

<sup>&</sup>lt;sup>3</sup>t<sub>SV</sub> is measured with the load circuit of Figure 2 and defined as the time required for the output to cross 0.8 V or 2.4 V.

# AD7945 TIMING SPECIFICATIONS $^1$ ( $T_A = T_{MIN}$ to $T_{MAX}$ , unless otherwise noted)

Parameter	Limit @ V <sub>DD</sub> = +3 V to +3.6 V	Limit @ V <sub>DD</sub> = +4.5 V to +5.5 V	Units	Description
$t_{ m DS}$	35	20	ns min	Data Setup Time
$t_{\mathrm{DH}}$	10	10	ns min	Data Hold Time
$t_{CS}$	60	40	ns min	Chip Select Setup Time
$t_{CH}$	0	0	ns min	Chip Select Hold Time
$t_{WR}$	60	40	ns min	Write Pulsewidth

#### NOTES

 $^{1}$ All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.

Specifications subject to change without notice.




Figure 3. AD7945 Timing Diagram

# AD7948 TIMING SPECIFICATIONS $^1$ ( $T_A = T_{MIN}$ to $T_{MAX}$ , unless otherwise noted)

Parameter	Limit @ V <sub>DD</sub> = +3 V to +3.6 V	Limit @ V <sub>DD</sub> = +4.5 V to +5.5 V	Units	Description
$t_{DS}$	45	30	ns min	Data Setup Time
$t_{\mathrm{DH}}$	10	10	ns min	Data Hold Time
$t_{CWS}$	0	0	ns min	CSMSB or CSLSB to WR Setup Time
$t_{CWH}$	0	0	ns min	CSMSB or CSLSB to WR Hold Time
$t_{LWS}$	0	0	ns min	LDAC to WR Setup Time
$t_{ m LWH}$	0	0	ns min	LDAC to WR Hold Time
$t_{\mathrm{WR}}$	60	40	ns min	Write Pulsewidth

#### NOTES

Specifications subject to change without notice.




Figure 4. AD7948 Timing Diagram

-6- REV. B

 $<sup>^{1}</sup>$ All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
$V_{DD}$ to DGND
$I_{OUT1}$ to DGND0.3 V to $V_{DD}$ + 0.3 V
$I_{OUT2}$ to DGND $\dots \dots -0.3~V$ to $V_{DD}$ + 0.3 $V$
AGND to DGND $$
Digital Input Voltage to DGND $$ 0.3 V to $V_{DD}$ + 0.3 V
$V_{RFB}\!\!,V_{REF}$ to DGND $\ \ldots \ \pm 15\ V$
Input Current to Any Pin Except Supplies <sup>2</sup> ±10 mA
Operating Temperature Range
Industrial (A, B Versions)40°C to +85°C
Extended (T Version)55°C to +125°C
Storage Temperature Range65°C to +150°C
Junction Temperature+150°C
DIP Package, Power Dissipation 670 mW
$\theta_{JA}$ Thermal Impedance
Lead Temperature, Soldering, (10 sec)+260°C

SOP Package, Power Dissipation 4	50 mW
$\theta_{JA}$ Thermal Impedance	5°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec) +	-215°C
Infrared (15 sec) +	-220°C
SSOP Package, Power Dissipation 8'	75 mW
$\theta_{JA}$ Thermal Impedance	2°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)+	-215°C
Infrared (15 sec) +	-220°C

#### NOTES

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>2</sup>Transient currents of up to 100 mA will not cause SCR latch-up.

#### CAUTION\_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7943/AD7945/AD7948 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



#### **ORDERING GUIDE**

Model	Temperature Range	Linearity Error (LSBs)	Nominal Supply Voltage	Package Option <sup>1</sup>
AD7943BN	–40°C to +85°C	±0.5	+5 V	N-16
AD7943BR	−40°C to +85°C	±0.5	+5 V	R-16
AD7943BRS	−40°C to +85°C	±0.5	+5 V	RS-20
AD7943AN-B	−40°C to +85°C	±1	+3.3 V to +5 V	N-16
AD7943ARS-B	−40°C to +85°C	±1	+3.3 V to +5 V	RS-20
AD7945BN	−40°C to +85°C	±0.5	+5 V	N-20
AD7945BR	−40°C to +85°C	±0.5	+5 V	R-20
AD7945BRS	-40°C to +85°C	±0.5	+5 V	RS-20
AD7945AN-B	−40°C to +85°C	±1	+3.3 V to +5 V	N-20
AD7945ARS-B	-40°C to +85°C	±1	+3.3 V to +5 V	RS-20
AD7945TQ	−55°C to +125°C	±1	+5 V	Q-20
AD7948BN	–40°C to +85°C	±0.5	+5 V	N-20
AD7948BR	−40°C to +85°C	±0.5	+5 V	R-20
AD7948BRS	–40°C to +85°C	±0.5	+5 V	RS-20
AD7948AN-B	−40°C to +85°C	±1	+3.3 V to +5 V	N-20
AD7948ARS-B	−40°C to +85°C	±1	+3.3 V to +5 V	RS-20

NOTE

<sup>1</sup>N = Plastic DIP; R = SOP (Small Outline Package); RS = SSOP (Shrink Small Outline Package); Q = Cerdip.

REV. B -7-

#### **TERMINOLOGY**

#### **Relative Accuracy**

Relative Accuracy or endpoint linearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero error and full-scale error and is normally expressed in Least Significant Bits or as a percentage of full-scale reading.

#### **Differential Nonlinearity**

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of 1 LSB maximum ensures monotonicity.

#### **Gain Error**

Gain Error is a measure of the output error between an ideal DAC and the actual device output. It is measured with all 1s in the DAC after offset error has been adjusted out and is expressed in Least Significant Bits. Gain error is adjustable to zero with an external potentiometer.

#### **Output Leakage Current**

Output leakage current is current which flows in the DAC ladder switches when these are turned off. For the  $I_{OUT_1}$  terminal, it can be measured by loading all 0s to the DAC and measuring the  $I_{OUT_1}$  current. Minimum current will flow in the  $I_{OUT_2}$  line when the DAC is loaded with all 1s.

#### Output Capacitance

This is the capacitance from the  $I_{OUT1}$  pin to AGND.

#### **Output Voltage Settling Time**

This is the amount of time it takes for the output to settle to a specified level for a full-scale input change. For these devices, it is specified both with the AD843 as the output op amp in the normal current mode and with the AD820 in the biased current mode.

#### Digital to Analog Glitch Impulse

This is the amount of charge injected into the analog output when the inputs change state. It is specified as the area of the glitch in nV-s. It is measured with the reference input connected to AGND and the digital inputs toggled between all 1s and all 0s. As with Settling Time, it is specified with both the AD817 and the AD820.

#### AC Feedthrough Error

This is the error due to capacitive feedthrough from the DAC reference input to the DAC I<sub>OUT1</sub> terminal, when all 0s are loaded in the DAC.

#### Digital Feedthrough

When the device is not selected, high frequency logic activity on the device digital inputs is capacitively coupled through the device to show up as noise on the  $I_{OUT1}$  pin and subsequently on the op amp output. This noise is digital feedthrough.

#### PIN CONFIGURATIONS DIP/SOP SSOP DIP/SOP/SSOP DIP/SOP/SSOP 16 R<sub>FB</sub> 20 R<sub>FB</sub> 20 R<sub>FB</sub> 20 R<sub>FB</sub> I<sub>OUT1</sub> I<sub>OUT1</sub> I<sub>OUT1</sub> I<sub>OUT2</sub> 2 I<sub>OUT2</sub> 2 19 V<sub>REF</sub> AGND 2 19 V<sub>REF</sub> AGND 2 19 V<sub>REF</sub> 15 V<sub>REF</sub> AGND 3 18 V<sub>DD</sub> 18 V<sub>DD</sub> DGND 3 18 V<sub>DD</sub> AGND 3 DGND 3 14 V<sub>DD</sub> AD7943 AD7948 AD7945 AD7943 17 WR 17 CLR STB1 4 **TOP VIEW** 13 CLR STB1 4 **TOP VIEW** DB11 **TOP VIEW** 17 WR CSMSB 4 TOP VIEW Not to Scale Not to Scale Not to Scale 16 CS DF/DOR [ 12 DGND TD1 NC 5 16 NC DB10 5 16 CSLSB SRO 11 STB4 NC 6 15 NC DB9 15 DB0 CTRL F 15 LDAC 10 STB3 LD1 14 DGND DB8 14 DB1 DB7 (MSB) 14 DB0 (LSB) SRI 13 DB1 9 LD2 STB2 13 STB4 DB7 13 DB2 DB6 8 SRI 12 STB3 DB6 12 DB3 12 DB2 DB5 9 STB2 10 11 LD2 DB5 10 11 DB4 DB4 10 11 DB3 NC = NO CONNECT

–8– REV. B

#### **AD7943 PIN FUNCTION DESCRIPTIONS**

Pin Mnemonic	Description
$I_{OUT1}$	DAC current output terminal 1.
$I_{OUT2}$	DAC current output terminal 2. This should be connected to the AGND pin.
AGND	This pin connects to the back gates of the current steering switches. In normal operation, it should be connected to the signal ground of the system. In biased single-supply operation it may be biased to some voltage between 0 V and the 1.23 V. See Figure 11 for more details.
STB1	This is the Strobe 1 input. Data is clocked into the input shift register on the rising edge of this signal. STB3 must be high. STB2, STB4 must be low.
$\overline{\text{LD1}},\overline{\text{LD2}}$	Active low inputs. When both of these are low, the DAC register is updated and the output will change to reflect this.
SRI	Serial Data Input. Data on this line will be clocked into the input shift register on one of the Strobe inputs, when they are enabled.
STB2	This is the Strobe 2 input. Data is clocked into the input shift register on the rising edge of this signal. STB3 must be high. STB1, STB4 must be low.
STB3	This is the Strobe 3 input. Data is clocked into the input shift register on the falling edge of this signal. STB1, STB2, STB4, must be low.
STB4	This is the Strobe 4 input. Data is clocked into the input shift register on the rising edge of this signal. STB3 must be high. STB1, STB2 must be low.
DGND	Digital Ground.
$\overline{\text{CLR}}$	Asynchronous CLR input. When this input is taken low, all 0s are loaded to the DAC latch.
$V_{ m DD}$	Power supply input. This is nominally +5 V for Normal Mode Operation and +3.3 V to +5 V for Biased Mode Operation.
$V_{ m REF}$	DAC reference input.
$R_{FB}$	DAC feedback resistor pin.

#### **AD7945 PIN FUNCTION DESCRIPTIONS**

Pin Mnemonic	Description
I <sub>OUT1</sub>	DAC current output terminal 1.
AGND	This pin connects to the back gates of the current steering switches. The DAC I <sub>OUT2</sub> terminal is also connected internally to this point.
DGND	Digital Ground.
DB11-DB0	Digital Data Inputs.
CS	Active Low, Chip Select Input.
WR	Active Low, Write Input.
$V_{ m DD}$	Power supply input. This is nominally +5 V for Normal Mode Operation and +3.3 V to +5 V for Biased Mode
	Operation.
$V_{ m REF}$	DAC reference input.
$R_{FB}$	DAC feedback resistor pin.

REV. B –9–

#### **AD7948 PIN FUNCTION DESCRIPTIONS**

Pin Mnemonic	Description					
I <sub>OUT1</sub>	DAC currer	ıt output termi	nal 1. Normally te	rminated at the virtual ground of output amplifier.		
AGND	Analog Ground Pin. This pin connects to the back gates of the current steering switches. The DAC $I_{\mathrm{OUT}}$					
	terminal is also connected internally to this point.					
DGND	Digital Ground Pin.					
CSMSB	Chip Select Most Significant Byte. Active Low Input. Used in combination with $\overline{WR}$ to load external data into the input register or in combination with $\overline{LDAC}$ and $\overline{WR}$ to load external data into both input and DAC register					
DF/ <del>DOR</del>	Data Format/Data Override. When this input is low, data in the DAC register is forced to one of two override codes selected by CTRL. When the override signal is removed, the DAC output returns to reflect the value in the DAC register. With DF/\overline{DOR} high, CTRL selects either a left or right justified input data format. For normal operation, DF/\overline{DOR} is held high. See Table I.					
	Table I. Truth Table for DF/ <del>DOR</del> CTRL					
	DF/DOR	CTRL	Function			
	0	0 DAC Register Contents Overridden by All 0s				
	0	-				
	1 1	0		put Data Selected nput Data Selected		
	- Again Japanea My at 2 at a befolia					
CTRL	Control Input. See DF/DOR description.					
DB7–DB0	Digital Data Inputs.					
LDAC	Load DAC input, active low. This signal, in combination with others, is used to load the DAC register from					
	either the input register or the external data bus.					
CSLSB	Chip Select Least Significant (LS) Byte. Active Low Input. Used in combination with $\overline{WR}$ to load external data into the input register or in combination with $\overline{WR}$ and $\overline{LDAC}$ to load external data into both input and DAC registers.					
		ut register or in	combination with	WR and LDAC to load external data into both input and DAC		
	registers.	_		le for AD7948 Write Operation		
	registers.	Ta				
	registers.	Ta	able II. Truth Tab	le for AD7948 Write Operation  Function		
	registers.	Ta MSB CS	able II. Truth Tab	le for AD7948 Write Operation  Function  Load LS Byte to Input Register  Load LS Byte to Input Register and DAC Register		
	registers.	Ta	LSB LDAC  1 0 1	le for AD7948 Write Operation  Function  Load LS Byte to Input Register  Load LS Byte to Input Register and DAC Register  Load MS Byte to Input Register		
	registers.	Ta 0 0 0 1 1 1	LSB LDAC  1 0 1 0	le for AD7948 Write Operation  Function  Load LS Byte to Input Register Load LS Byte to Input Register and DAC Register Load MS Byte to Input Register Load MS Byte to Input Register		
	registers.	Ta	LSB LDAC  1 0 1	le for AD7948 Write Operation  Function  Load LS Byte to Input Register  Load LS Byte to Input Register and DAC Register  Load MS Byte to Input Register		
	WR         CS           0         1           0         0           0         0           0         0           0         0           0         0           0         1	Ta	LSB LDAC  1 0 1 0 0 0	Load LS Byte to Input Register Load LS Byte to Input Register and DAC Register Load MS Byte to Input Register Load MS Byte to Input Register Load MS Byte to Input Register Load Input Register and DAC Register		
$\overline{ m WR}$	registers.	Ta 0 0 0 1 1 1 1 X X , active low. T	Able II. Truth Tab  LSB LDAC  1 0 1 0 X  his active low signa	Load LS Byte to Input Register Load LS Byte to Input Register and DAC Register Load MS Byte to Input Register Load MS Byte to Input Register Load MS Byte to Input Register Load Input Register and DAC Register		
$\overline{ m WR}$ $ m V_{ m DD}$	registers.	Tames CS  O O 1 1 1 X  active low. T	LSB LDAC  1 0 1 0 0 0 X  his active low signal and in transferring	le for AD7948 Write Operation  Function  Load LS Byte to Input Register Load LS Byte to Input Register and DAC Register Load MS Byte to Input Register Load MS Byte to Input Register and DAC Register Load Input Register to DAC Register No Data Transfer  I, in combination with others is used in loading external data into		
	registers.	Table 1 This Triple 1 This Tri	LSB LDAC  1 0 1 0 0 0 X  his active low signal and in transferring	le for AD7948 Write Operation  Function  Load LS Byte to Input Register Load LS Byte to Input Register and DAC Register Load MS Byte to Input Register Load MS Byte to Input Register and DAC Register Load Input Register to DAC Register Load Input Register to DAC Register No Data Transfer  I, in combination with others is used in loading external data into data from the input register to the DAC register.		

-10- REV. B

# **Typical Performance Curves**




Figure 5. Differential Nonlinearity Error vs.  $V_{REF}$  (Normal Mode)




Figure 6. Integral Nonlinearity Error vs.  $V_{REF}$  (Normal Mode)




Figure 7. All Codes Linearity In Normal Mode ( $V_{DD} = +5 V$ )




Figure 8. Linearity Error vs. V<sub>REF</sub> (Biased Mode)

REV. B –11–




Figure 9. All Codes Linearity in Biased Mode  $(V_{DD} = +3.3 \text{ V})$ 




Figure 10. Total Harmonic Distortion vs. Frequency




Figure 11. Digital-to-Analog Glitch Impulse




Figure 12. Multiplying Frequency Response vs. Digital Code

–12– REV. B

#### GENERAL DESCRIPTION

#### D/A Section

The AD7943, AD7945 and AD7948 are 12-bit current-output D/A converters. A simplified circuit diagram is shown in Figure 13. The DAC architecture is segmented. This means that the 2 MSBs of the 12-bit data word are decoded to drive the three switches A, B and C. The remaining 10 bits of the data word drive the switches S0 to S9 in a standard inverting R-2R ladder configuration.

Each of the switches A to C steers 1/4 of the total reference current into either  $I_{\rm OUT1}$  or  $I_{\rm OUT2}$  with the remaining 1/4 of the total current passing through the R-2R section. Switches S9 to S0 steer binarily weighted currents into either  $I_{\rm OUT1}$  or  $I_{\rm OUT2}$ . If  $I_{\rm OUT1}$  and  $I_{\rm OUT2}$  are kept at the same potential, a constant current flows in each ladder leg, regardless of digital input code. Thus, the input resistance seen at  $V_{\rm REF}$  is always constant. It is equal to R/2. The  $V_{\rm REF}$  input may be driven by any reference voltage or current, ac or dc that is within the Absolute Maximum Ratings.

The device provides access to the  $V_{REF}$ ,  $R_{FB}$ , and  $I_{OUT1}$  terminals of the DAC. This makes the device extremely versatile and allows it to be configured in several different operating modes. Examples of these are shown in the following sections. The AD7943 also has a separate  $I_{OUT2}$  pin. In the AD7945 and AD7948 this is internally tied to AGND.

When an output amplifier is connected in the standard configuration of Figure 14, the output voltage is given by:

$$V_{OUT} = -D \times V_{REF}$$

where D is the fractional representation of the digital word loaded to the DAC. D can be set from 0 to 4095/4096, since it has 12-bit resolution.





Figure 13. Simplified D/A Circuit Diagram

#### UNIPOLAR BINARY OPERATION

#### (Two-Quadrant Multiplication)

Figure 14 shows the standard unipolar binary connection diagram for the AD7943, AD7945 and AD7948. When  $V_{\rm IN}$  is an ac signal, the circuit performs two-quadrant multiplication. Resistors R1 and R2 allow the user to adjust the DAC gain error. With a specified gain error of 2 LSBs over temperature, these are not necessary in many applications. Circuit offset is due completely to the output amplifier offset. It can be removed by adjusting the amplifier offset voltage. Alternatively, choosing a low offset amplifier makes this unnecessary.

A1 should be chosen to suit the application. For example, the OP07 is ideal for very low bandwidth applications (10 kHz or



- 1. ONLY ONE DAC IS SHOWN FOR CLAIRITY.
- 2. DIGITAL INPUT CONNECTIONS ARE OMITTED.
- 3. C1 PHASE COMPENSATION (5 15pF) MAY BE REQUIRED WHEN USING HIGH SPEED AMPLIFIER.

Figure 14. Unipolar Binary Operation

lower) while the AD711 is suitable for medium bandwidth applications (200 kHz or lower). For high bandwidth applications of greater than 200 kHz, the AD843 and AD847 offer very fast settling times.

The code table for Figure 14 is shown in Table III.

Table III. Unipolar Binary Code

Digital Input MSB LSB	Analog Output (V <sub>OUT</sub> as Shown in Figure 14)
1111 1111 1111	-V <sub>REF</sub> (4095/4096)
1000 0000 0001	-V <sub>REF</sub> (2049/4096)
1000 0000 0000	$-V_{REF}(2048/4096)$
0111 1111 1111	$-V_{REF} (2047/4096)$
0000 0000 0001	$-V_{REF}$ (1/4096)
0000 0000 0000	$-V_{REF}(0/4096) = 0$

NOTE


Nominal LSB size for the circuit of Figure 14 is given by:  $V_{REF}$  (1/4096).

REV. B –13–

#### BIPOLAR OPERATION

#### (Four-Quadrant Multiplication)

Figure 15 shows the standard connection diagram for bipolar operation of the AD7943, AD7945 and AD7948. The coding is offset binary as shown in Table IV. When  $V_{\rm IN}$  is an ac signal, the circuit performs four-quadrant multiplication. Resistors R1 and R2 are for gain error adjustment and are not needed in many applications where the device gain error specifications are adequate. To maintain the gain error specifications, resistors R3, R4 and R5 should be ratio matched to 0.01%.



- NOTES
- 1. ONLY ONE DAC IS SHOWN FOR CLAIRITY.
- 2. DIGITAL INPUT CONNECTIONS ARE OMITTED.
- 3. C1 PHASE COMPENSATION (5 15pF) MAY BE REQUIRED WHEN USING HIGH SPEED AMPLIFIER, A1.

Figure 15. Bipolar Operation (Four-Quadrant Multiplication)

Suitable dual amplifiers for use with Figure 15 are the OP270 (low noise, low bandwidth, 15 kHz), the AD712 (medium bandwidth, 200 kHz) or the AD827 (wide bandwidth, 1 MHz).

Table IV. Bipolar (Offset Binary) Code

Table Digital Input MSB LSB	Analog Output (V <sub>OUT</sub> as Shown in Figure 15)
1111 1111 1111	+V <sub>REF</sub> (2047/2048)
1000 0000 0001	$+V_{REF}$ (1/2048)
1000 0000 0000	$+V_{REF} (0/2048) = 0$
0111 1111 1111	$-V_{REF}$ (1/2048)
0000 0000 0001	-V <sub>REF</sub> (2047/2048)
0000 0000 0000	$-V_{REF} (2048/2048) = -V_{REF}$

NOTE

Nominal LSB size for the circuit of Figure 15 is given by:  $V_{REF}$  (1/2048).

#### SINGLE SUPPLY APPLICATIONS

The "-B" versions of the devices are specified and tested for single supply applications. Figure 16 shows the recommended circuit for operation with a single +5 V to +3.3 V supply. The  $I_{OUT2}$  and AGND terminals are biased to 1.23 V. Thus, with 0 V applied to the  $V_{REF}$  terminal, the output will go from 1.23 V (all 0s loaded to the DAC) to 2.46 V (all 1s loaded). With 2.45 V applied to the  $V_{REF}$  terminal, the output will go from 1.23 V (all 0s loaded) to 0.01 V (all 1s loaded). It is important when considering INL in a single-supply system to realize that most single-supply amplifiers cannot sink current and maintain zero volts at the output. In Figure 16, with  $V_{REF}$  = 2.45 V the required sink current is 200  $\mu$ A. The minimum output voltage level is 10 mV. Op amps like the OP295 are capable of maintaining this level while sinking 200  $\mu$ A.

Figure 16 shows the  $I_{OUT2}$  and AGND terminals being driven by an amplifier. This is to maintain the bias voltage at 1.23 V as the impedance seen looking into the  $I_{OUT2}$  terminal changes. This impedance is code dependent and varies from infinity (all 0s loaded in the DAC) to about 6 k $\Omega$  minimum. The AD589 has a typical output resistance of 0.6  $\Omega$  and it can be used to drive the terminals directly. However, this will cause a typical linearity degradation of 0.2 LSBs. If this is unacceptable then the buffer amplifier is necessary. Figure 9 shows the typical linearity performance of the AD7943/AD7945/AD7948 when used as in Figure 16 with  $V_{DD}$  set at +3.3 V and  $V_{REF}$  = 0 V.




Figure 16. Single Supply System

–14– REV. B

### MICROPROCESSOR INTERFACING

#### AD7943 to ADSP-2101 Interface

Figure 17 shows the AD7943 to ADSP-2101 interface diagram. The DSP is set up for alternate inverted framing with an internally generated SCLK. TFS from the ADSP-2101 drives the STB1 input on the AD7943. The serial word length should be set at 12. This is done by making SLEN = 11 (1011 binary). The SLEN field is Bits 3–0 in the SPORT control register (0x3FF6 for SPORT0 and 0x3FF2 for SPORT1).

With the 16 MHz version of the ADSP-2101, the maximum output SCLK is 8 MHz. The AD7943 setup and hold time of 10 ns and 25 ns mean that it is compatible with the DSP when running at this speed.

The OUTPUT FLAG drives both  $\overline{LD1}$  and  $\overline{LD2}$  and is brought low to update the DAC register and change the analog output.




Figure 17. AD7943 to ADSP-2101 Interface

#### AD7943 to DSP56001 Interface

Figure 18 shows the interface diagram for the AD7943 to the DSP56001. The DSP56001 is configured for normal mode synchronous operation with gated clock. The serial clock, SCK, is set up as an output from the DSP and the serial word length is set for 12 bits (WL0 = 1, WL1 = 0, in Control Register A). SCK from the DSP56001 is applied to the AD7943  $\overline{\text{STB3}}$  input. Data from the DSP56000 is valid on the falling edge of SCK and this is the edge which clocks the data into the AD7943 shift register. STB1, STB2 and STB4 are tied low on the AD7943 to permanently enable the  $\overline{\text{STB3}}$  input.

When the 12-bit serial word has been written to the AD7943, the  $\overline{\text{LD1}}$ ,  $\overline{\text{LD2}}$  inputs are brought low to update the DAC register.




Figure 18. AD7943 to DSP56001 Interface

#### AD7945 to MC68000 Interface

Figure 19 shows the MC68000 interface to the AD7945. The appropriate data is written into the DAC in one MOVE instruction to the appropriate memory location.




Figure 19. AD7945 to MC68000 Interface

#### AD7948 to Z80 Interface

Figure 20 is the interface between the AD7948 and the 8-bit bus of the Z80 processor. Three write operations are needed to load the DAC. The first two load the MS byte and the LS byte and the third brings the  $\overline{\text{LDAC}}$  low to update the output.





Figure 20. AD7948 to Z80 Interface

REV. B –15–


#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).


#### 16-Lead Plastic DIP (N-16)




16-Lead SOP (R-16)




20-Lead Plastic DIP (N-20)



20-Lead Cerdip (Q-20)



20-Lead SOP (R-20)



20-Lead SSOP (RS-20)

