## $0.56 \Omega$ On Resistance High Density Octal SPST Switch

## FEATURES

- $0.56 \Omega$ typical on resistance
- High continuous current of up to 768 mA
- Flat $R_{O N}$ across signal range, $0.004 \Omega$
- THD of - 122 dB at 1 kHz
- Route through pins for digital signals and supplies
- Integrated passive components
- SPI interface with error detection
- Guaranteed break-before-make switching, allowing external wiring of switches to deliver multiplexer configurations
- Fully specified at $\pm 15 \mathrm{~V}$ and +12 V
- 1.8 V logic compatibility with $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{L}} \leq 3.3 \mathrm{~V}$ (excludes SPI read-back to a 1.8 V device)
- $4 \mathrm{~mm} \times 5 \mathrm{~mm}, 30$-terminal LGA


## APPLICATIONS

- Automatic test equipment
- Instrumentation
- Data acquisition
- Relay replacement
- Avionics
- Audio and video switching
- Communication systems


## FUNCTIONAL BLOCK DIAGRAM



Figure 1. Functional Block Diagram

## GENERAL DESCRIPTION

The ADGS2414D contains eight independent, low on-resistance, single-pole/single-throw (SPST) switches in a $4 \mathrm{~mm} \times 5 \mathrm{~mm}, 30$ pin LGA package.

The ADGS2414D enables higher channel density in systems where printed circuit board space is constrained or existing system form factors restrict expansion.
When using SPI daisy-chain mode, the unique route through pins, provide considerable space savings when multiple ADGS2414D instances are combined to design very high channel count systems, such as large switching matrices and fanout applications. The integrated supply decoupling capacitors and SDO pullup resistor further increase the space savings and reduce printed circuit board complexity.

The low on-resistance ( $0.56 \Omega$ typical) of each switch channel allows for higher current density in systems where heat dissipation is an issue, and the on-resistance profile of the switch channels is exceptionally flat over the full-analog input range, which ensures good linearity and low distortion when switching precision analog signals.
Each switch has an input signal range from $\mathrm{V}_{S S}$ to $\mathrm{V}_{D D}-2 \mathrm{~V}$. When on, each switch conducts equally well in both directions, and in the off condition, signal levels up to the supplies are blocked.
The SPI has robust error detection features, such as cyclic redundancy check (CRC) error detection, invalid read and write address detection, and SCLK count error detection.

## PRODUCT HIGHLIGHTS

1. The SPI removes the need for parallel conversion, logic traces, and reduces the general-purpose input/output (GPIO) channel count.
2. Daisy-chain mode removes additional logic traces when multiple devices are used.
3. Route through of digital signals and supplies eases routing and allows for an increase in channel density.
4. Integrated passive components eliminate the need for external passive components.
5. CRC error detection, invalid read and write address detection, and SCLK count error detection ensure a robust digital interface.
6. CRC, invalid read and write address, and SCLK error detection capabilities allow for the use of the ADGS2414D in safety-critical systems.
7. Pin for pin replacement for the ADGS1414D.

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
Functional Block Diagram ..... 1
General Description ..... 1
Product Highlights ..... 1
Specifications ..... 3
Operating Supply Voltages ..... 3
$\pm 15 \mathrm{~V}$ Dual Supply ..... 3
12 V Single Supply ..... 5
Continuous Current Per Channel, Sx or Dx. ..... 7
Timing Characteristics ..... 8
Timing Diagrams ..... 9
Absolute Maximum Ratings ..... 10
Thermal Resistance ..... 10
Electrostatic Discharge (ESD) Ratings ..... 10
ESD Caution ..... 10
Pin Configuration and Function Descriptions ..... 11
Typical Performance Characteristics ..... 12
Test Circuits ..... 16
Terminology ..... 20
Theory of Operation ..... 21
Address Mode ..... 21
Error Detection Features. ..... 21
Cyclic Redundancy Check (CRC) Error Detection ..... 21
SCLK Count Error Detection ..... 22
Invalid Read and Write Address Error. ..... 22
Clearing the Error Flags Register ..... 22
Burst Mode ..... 22
Software Reset ..... 22
Daisy-Chain Mode ..... 22
Power-On Reset. ..... 24
Applications Information ..... 25
Large Voltage, High Frequency Signal Tracking ..... 25
System Channel Density ..... 25
Route Through Pins ..... 25
Integrated Passive Components. ..... 25
Break-Before-Make Switching ..... 26
Digital Input Buffers ..... 26
Power Supply Rails ..... 26
Power Supply Recommendations ..... 26
1.8 V Logic Compatibility ..... 26
Register Summary. ..... 27
Register Details ..... 28
Switch Data Register ..... 28
Error Configuration Register. ..... 28
Error Flags Register. ..... 29
Burst Enable Register ..... 29
Software Reset Register. ..... 30
Outline Dimensions ..... 31
Ordering Guide ..... 31
Evaluation Boards ..... 31

Evaluation Boards............................................ 31

## REVISION HISTORY

## 12/2023—Revision 0: Initial Version

ADGS2414D

## SPECIFICATIONS

## OPERATING SUPPLY VOLTAGES

Table 1. Operating Supply Voltages

| Supply Voltage | Min | Max | Unit |
| :--- | :--- | :--- | :--- |
| Dual Supply | $\pm 4.5$ | $\pm 16.5$ | V |
| Single Supply | +5 | +20 | V |

## $\pm 15$ V DUAL SUPPLY

$V_{D D}=+15 \mathrm{~V} \pm 10 \%, V_{S S}=-15 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{L}}=2.7 \mathrm{~V}$ to 5.5 V , and $\mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted.
Table 2. $\pm 15$ V Dual Supply

| Parameter | $+25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range On Resistance, RoN <br> On-Resistance Match Between Channels, $\Delta \mathrm{R}_{\mathrm{ON}}$ <br> On Resistance Flatness, $\mathrm{R}_{\text {FLAT(ON) }}$ | 0.56 0.7 0.6 0.75 0.045 0.12 0.004 0.035 0.04 0.08 | $\begin{aligned} & 0.85 \\ & 0.9 \\ & 0.14 \\ & 0.035 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & V_{D D}-2 \mathrm{~V} \text { to } V_{S S} \\ & 1.0 \\ & 1.05 \\ & 0.16 \\ & 0.035 \\ & 0.1 \end{aligned}$ | V <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max | $\begin{aligned} & V_{D D}=+13.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-13.5 \mathrm{~V} \\ & \text { Source voltage, }\left(\mathrm{V}_{\mathrm{S}}\right)=-13.5 \mathrm{~V} \text { to }+10 \mathrm{~V}, \text { source } \\ & \text { current, }\left(I_{\mathrm{S}}\right)=-100 \mathrm{~mA} \text {, see Figure } 29 \\ & \mathrm{~V}_{\mathrm{S}}=-13.5 \mathrm{~V} \text { to }+11 \mathrm{~V}, I_{\mathrm{S}}=-100 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{S}}=-13.5 \mathrm{~V} \text { to }+11 \mathrm{~V}, I_{\mathrm{S}}=-100 \mathrm{~mA} \\ & V_{S}=-13.5 \mathrm{~V} \text { to }+10 \mathrm{~V}, I_{\mathrm{S}}=-100 \mathrm{~mA} \\ & V_{S}=-13.5 \mathrm{~V} \text { to }+11 \mathrm{~V}, I_{\mathrm{S}}=-100 \mathrm{~mA} \end{aligned}$ |
| LEAKAGE CURRENTS <br> Source Off Leakage, IS (Off) <br> Drain Off Leakage, $I_{D}$ (Off) <br> Channel On Leakage, $I_{D}(O n)$, $I_{S}$ (On) | $\begin{array}{\|c}  \pm 1.7 \\ \pm 4.0 \\ \pm 1.7 \\ \pm 4.0 \\ \pm 0.1 \\ \pm 1.3 \end{array}$ | $\begin{aligned} & +40 /-5.5 \\ & +40 /-5.5 \\ & \pm 3.0 \end{aligned}$ | $\begin{aligned} & +120 /-5.5 \\ & +120 /-5.5 \\ & +12.5 /-3.0 \end{aligned}$ | nA typ <br> nA max <br> nA typ <br> nA max <br> nA typ <br> nA max | $\begin{aligned} & V_{D D}=+16.5 \mathrm{~V}, V_{S S}=-16.5 \mathrm{~V} \\ & \mathrm{VS}= \pm 10 \mathrm{~V}, \text { drain voltage, } V_{D}=\mp 10 \mathrm{~V}, \text { see Figure } \\ & 30 \\ & V_{S}= \pm 10 \mathrm{~V}, V_{D}=\mp 10 \mathrm{~V} \text {, see Figure } 30 \\ & V_{S}=V_{D}= \pm 10 \mathrm{~V} \text {, see Figure } 31 \end{aligned}$ |
| DIGITAL OUTPUT <br> Output Voltage Low, V OL <br> High, $\mathrm{V}_{\mathrm{OH}}$ <br> Digital Output Capacitance, Cout | 4 |  | $\begin{aligned} & 0.4 \\ & 0.3 \\ & V_{L}-1.25 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}-0.125 \mathrm{~V} \end{aligned}$ | $V$ max <br> $V$ max <br> $V$ min <br> $V$ min <br> pF typ | Sink current, $I_{\text {SINK }}=1 \mathrm{~mA}$ $\mathrm{I}_{\mathrm{SINK}}=100 \mu \mathrm{~A}$ <br> Source current, $I_{\text {SOURCE }}=1 \mathrm{~mA}$ $I_{\text {SOURCE }}=100 \mu \mathrm{~A}$ |
| DIGITAL INPUTS <br> Input Voltage <br> High, $\mathrm{V}_{\mathrm{INH}}$ <br> Low, $\mathrm{V}_{\text {INL }}$ <br> Input Current <br> Low, $\mathrm{I}_{\mathrm{NL}}$ or High, $\mathrm{l}_{\mathrm{NH}}$ | 0.001 |  | $\begin{aligned} & 2 \\ & 1.35 \\ & 0.8 \\ & 0.8 \\ & \\ & \pm 0.1 \end{aligned}$ | $V$ min <br> $V$ min <br> $V$ max <br> $V$ max <br> $\mu \mathrm{A}$ typ <br> $\mu A \max$ | $\begin{aligned} & 3.3 \mathrm{~V}<\mathrm{V}_{\mathrm{L}} \leq 5.5 \mathrm{~V} \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{L}} \leq 3.3 \mathrm{~V} \\ & 3.3 \mathrm{~V}<\mathrm{V}_{\mathrm{L}} \leq 5.5 \mathrm{~V} \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{L}} \leq 3.3 \mathrm{~V} \\ & \\ & \text { Input voltage, } \mathrm{V}_{\mathbb{I N}} \text { = ground voltage, } \mathrm{V}_{G N D} \text { or } \mathrm{V}_{\mathrm{L}} \end{aligned}$ |

## SPECIFICATIONS

Table 2. $\pm 15$ V Dual Supply (Continued)


## SPECIFICATIONS

Table 2. $\pm 15$ V Dual Supply (Continued)

| Parameter | $+25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Negative Supply Current, ISS | 3.3 |  | 5.0 | mA typ | Digital inputs toggle between 0 V and $\mathrm{V}_{\mathrm{L}}, \mathrm{V}_{\mathrm{L}}=2.7$ V |
|  | 180 |  |  | mA max |  |
|  |  |  |  | $\mu \mathrm{A}$ typ | Digital inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{L}}$ |
|  |  |  | 250 | $\mu \mathrm{A}$ max |  |

## 12 V SINGLE SUPPLY

$V_{D D}=12 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=2.7 \mathrm{~V}$ to 5.5 V , and $\mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted.
Table 3. 12 V Single Supply

| Parameter | $+25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range $\mathrm{R}_{\mathrm{ON}}$ <br> $\Delta R_{O N}$ <br> $R_{\text {FLAT (ON) }}$ | $\begin{array}{\|l} 0.56 \\ 0.7 \\ 0.6 \\ 0.75 \\ 0.45 \\ 0.12 \\ 0.004 \\ 0.035 \\ 0.04 \\ 0.08 \end{array}$ | 0.85 0.9 0.14 0.035 0.1 | $\begin{aligned} & 0 \mathrm{~V} \text { to } \mathrm{V}_{D D}-2 \mathrm{~V} \\ & 1.0 \\ & 1.05 \\ & 0.16 \\ & 0.035 \\ & 0.1 \end{aligned}$ | V <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max | $\begin{aligned} & V_{D D}=10.8 \mathrm{~V}, \mathrm{~V}, \mathrm{SS}=0 \mathrm{~V} \\ & V_{S}=0 \mathrm{~V} \text { to } 7.3 \mathrm{~V}, I_{\mathrm{S}}=-100 \mathrm{~mA} \\ & V_{S}=0 \mathrm{~V} \text { to } 8.3 \mathrm{~V}, I_{\mathrm{S}}=-100 \mathrm{~mA} \\ & V_{S}=0 \mathrm{~V} \text { to } 8.3 \mathrm{~V}, I_{S}=-100 \mathrm{~mA} \\ & V_{S}=0 \mathrm{~V} \text { to } 7.3 \mathrm{~V}, I_{S}=-100 \mathrm{~mA} \\ & V_{S}=0 \mathrm{~V} \text { to } 8.3 \mathrm{~V}, I_{S}=-100 \mathrm{~mA} \end{aligned}$ |
| LEAKAGE CURRENTS $I_{S}($ Off $)$ $I_{D}($ Off $)$ $I_{D}(O n), I_{S}(O n)$ | $\begin{aligned} & \pm 1.7 \\ & \pm 4.0 \\ & \pm 1.7 \\ & \pm 4.0 \\ & \pm 0.1 \\ & \pm 1.3 \end{aligned}$ | $\begin{aligned} & +40 /-5.5 \\ & +40 /-5.5 \\ & \pm 3 \end{aligned}$ | $\begin{aligned} & +120 /-5.5 \\ & +120 /-5.5 \\ & +12.5 /-3.0 \end{aligned}$ | nA typ <br> nA max <br> nA typ <br> nA max <br> nA typ <br> nA max | $\begin{aligned} & V_{D D}=13.2 \mathrm{~V}, V_{S S}=0 \mathrm{~V} \\ & V_{S}=1 \mathrm{~V} / 10 \mathrm{~V}, V_{D}=10 \mathrm{~V} / 1 \mathrm{~V} \\ & V_{S}=1 \mathrm{~V} / 10 \mathrm{~V}, V_{D}=10 \mathrm{~V} / 1 \mathrm{~V} \\ & V_{S}=V_{D}=1 \mathrm{~V} / 10 \mathrm{~V} \end{aligned}$ |
| DIGITAL OUTPUT <br> Output Voltage Low, VoL <br> High, $\mathrm{V}_{\mathrm{OH}}$ <br> Cout | 4 |  | $\begin{aligned} & 0.4 \\ & 0.3 \\ & V_{L}-1.25 \mathrm{~V} \\ & V_{L}-0.125 \mathrm{~V} \end{aligned}$ | $V$ max <br> $\checkmark$ max <br> $V$ min <br> $V$ min <br> pF typ | $\begin{aligned} & I_{\text {SINK }}=1 \mathrm{~mA} \\ & \mathrm{I}_{\text {IINK }}=100 \mu \mathrm{~A} \\ & \mathrm{I}_{\text {SOURCE }}=1 \mathrm{~mA} \\ & \mathrm{I}_{\text {SOURCE }}=100 \mu \mathrm{~A} \end{aligned}$ |
| DIGITAL INPUTS <br> Input Voltage <br> High, $\mathrm{V}_{\text {INH }}$ <br> Low, $\mathrm{V}_{\text {INL }}$ <br> Input Current <br> Low, $\mathrm{I}_{\mathrm{NL}}$ or High, $\mathrm{I}_{\mathrm{NH}}$ <br> $\mathrm{C}_{\mathrm{N}}$ | $\begin{aligned} & 0.001 \\ & 4 \\ & \hline \end{aligned}$ |  | 2 <br> 1.35 <br> 0.8 <br> 0.8 <br> $\pm 0.1$ | $V$ min <br> $V$ min <br> $V$ max <br> $V$ max <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max <br> pF typ | $\begin{aligned} & 3.3 \mathrm{~V}<V_{L} \leq 5.5 \mathrm{~V} \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{L}} \leq 3.3 \mathrm{~V} \\ & 3.3 \mathrm{~V}<\mathrm{V}_{\mathrm{L}} \leq 5.5 \mathrm{~V} \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{L}} \leq 3.3 \mathrm{~V} \\ & V_{I N}=V_{G N D} \text { or } V_{L} \end{aligned}$ |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |

## SPECIFICATIONS

Table 3. 12 V Single Supply (Continued)


## SPECIFICATIONS

CONTINUOUS CURRENT PER CHANNEL, SX OR DX
Table 4. Eight Channels On

| Parameter | $25^{\circ} \mathrm{C}$ | $85^{\circ} \mathrm{C}$ | $125^{\circ} \mathrm{C}$ | Unit |
| :--- | :--- | :--- | :--- | :--- |
| CONTINUOUS CURRENT, Sx OR Dx |  |  |  |  |
| $V_{D D}=+15 \mathrm{~V}, \mathrm{~V}_{S S}=-15 \mathrm{~V}\left(\theta_{J A}=56.74^{\circ} \mathrm{C} / \mathrm{W}\right)$ |  |  |  |  |
| $V_{D D}=+12 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}\left(\theta_{\mathrm{JA}}=56.74^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 439 | 232 | 112 | mA maximum |

$1 S x$ refers to the $S 1$ to $S 8$ pins, and $D x$ refers to the $D 1$ to $D 8$ pins.
Table 5. One Channel On

| Parameter | $25^{\circ} \mathrm{C}$ | $85^{\circ} \mathrm{C}$ | $125^{\circ} \mathrm{C}$ | Unit |
| :--- | :--- | :--- | :--- | :--- |
| CONTINUOUS CURRENT, Sx OR Dx |  |  |  |  |
| $V_{D D}=+15 \mathrm{~V}, \mathrm{~V}_{S S}=-15 \mathrm{~V}\left(\theta_{J A}=56.74^{\circ} \mathrm{C} / \mathrm{W}\right)$ |  |  |  |  |
| $V_{D D}=+12 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}\left(\theta_{\mathrm{JA}}=56.74^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 768 | 313 | 122 | mA maximum |

$1 S x$ refers to the $S 1$ to $S 8$ pins, and $D x$ refers to the $D 1$ to $D 8$ pins.

## SPECIFICATIONS

## TIMING CHARACTERISTICS

$\mathrm{V}_{\mathrm{L}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, and all specifications $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted. See Figure 2 to Figure 4 for the timing diagrams.
Table 6. Timing Characteristics

| Parameter | Limit | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: |
| TIMING CHARACTERISTICS |  |  |  |
| $t_{1}$ | 20 | ns min | SCLK period |
| $\mathrm{t}_{2}$ | 8 | ns min | SCLK high pulse width |
| $\mathrm{t}_{3}$ | 8 | ns min | SCLK low pulse width |
| $t_{4}$ | 10 | ns min | $\overline{\text { CS }}$ falling edge to SCLK active edge |
| $\mathrm{t}_{5}$ | 6 | ns min | Data setup time |
| $\mathrm{t}_{6}$ | 8 | ns min | Data hold time |
| $\mathrm{t}_{7}$ | 10 | ns min | SCLK active edge to rising edge |
| $\mathrm{t}_{8}$ | 20 | ns max | $\overline{\text { CS falling edge to SDO data available }}$ |
| $\mathrm{tg}^{1}$ | 30 | ns max | SCLK falling edge to SDO data available |
| $\mathrm{t}_{10}$ | 30 | ns max | $\overline{\mathrm{CS}}$ rising edge to SDO returns to high |
| $\mathrm{t}_{11}$ | 20 | ns min | $\overline{\text { CS }}$ high time between SPI commands |
| $\mathrm{t}_{12}$ | 8 | ns min | $\overline{\mathrm{CS}}$ falling edge to SCLK becomes stable |
| $\mathrm{t}_{13}$ | 8 | ns min | $\overline{\mathrm{CS}}$ rising edge to SCLK becomes stable |

1 Measured with a 20 pF load. tg determines the maximum SCLK frequency when SDO is used.

## SPECIFICATIONS

## TIMING DIAGRAMS



รั
Figure 2. Address Mode Timing Diagram


Figure 3. Daisy-Chain Timing Diagram


Figure 4. SCLK and $\overline{C S}$ Timing Relationship

## ABSOLUTE MAXIMUM RATINGS

$T_{A}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 7. Absolute Maximum Ratings

| Parameter | Rating |
| :---: | :---: |
| $V_{D D}$ to $V_{S S}$ | 35 V |
| $V_{D D}$ to GND | -0.3 V to +25 V |
| $V_{\text {SS }}$ to GND | +0.3 V to -25V |
| $V_{L}$ to GND |  |
| For $\mathrm{V}_{D D} \leq 5.5 \mathrm{~V}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| For $\mathrm{V}_{D D}>5.5 \mathrm{~V}$ | -0.3 V to +6 V |
| SDO | $-0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{L}}+0.3 \mathrm{~V} \text { or } 6 \mathrm{~mA},$ whichever occurs first |
| Analog Inputs ${ }^{1}$ | $V_{S S}-0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V} \text { or } 30 \mathrm{~mA},$ whichever occurs first |
| Digital Inputs ${ }^{1}$ | -0.3 V to +6 V |
| Peak Current, Sx or Dx ${ }^{2}$ | 1180 mA (pulsed at $1 \mathrm{~ms}, 10 \%$ duty cycle maximum) |
| Continuous Current, Sx or Dx ${ }^{2}$ | Data ${ }^{3}+15 \%$ |
| Temperature |  |
| Operating Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction | $150^{\circ} \mathrm{C}$ |
| Reflow Soldering Peak Temperature, Pb Free | As per JEDEC J-STD-020 |

1 Overvoltages at the digital $S x$ and $D x$ pins are clamped by internal diodes. Limit current to the maximum ratings given.
${ }^{2} S x$ refers to the $S 1$ to $S 8$ pins, and $D x$ refers to the $D 1$ to $D 8$ pins.
${ }^{3}$ See Table 4 and Table 5.
Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Only one absolute maximum rating can be applied at any one time.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.
$\theta_{\mathrm{JA}}$ is the natural convection junction-to-ambient thermal resistance measured in a one cubic foot sealed enclosure. $\theta_{\mathrm{JCB}}$ is the junction to the bottom of the case value.

Table 8. Thermal Resistance

| Package Type $^{1}$ | $\theta_{\text {JA }}$ | $\theta_{\text {JCB }}$ | Unit |  |
| :--- | :--- | :--- | :--- | :---: |
| CC-30-3 | 56.81 | 29.82 | ${ }^{\circ} \mathrm{C} / W$ |  |
|  |  |  |  |  | | Thermal impedance simulated values are based on a JEDEC |
| :--- |
| 2S2P thermal |
| test board with nine thermal vias. See JEDEC JESD-51. |

## ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.
Field induced charged device model (FICDM) per ANSI/ESDA/JEDEC JS-002.

ESD Ratings for ADGS2414D
Table 9. ADGS2414D, 30-Terminal LGA

| Package Type | Withstand Threshold (V) | Class |
| :--- | :--- | :--- |
| HBM | $\pm 4000$ | 3 A |
| FICDM | $\pm 1250$ | C3 |

ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. Charged devi- <br> ces and circuit boards can discharge without detection. Although <br> this product features patented or proprietary protection circuitry, <br> damage may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to avoid <br> performance degradation or loss of functionality. |
| :---: | :---: |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 5. Pin Configuration

Table 10. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | D1 | Drain Terminal 1. The D1 pin can be an input or an output. |
| 2 | D2 | Drain Terminal 2. The D2 pin can be an input or an output. |
| 3 | S1 | Source Terminal 1. The S1 pin can be an input or an output. |
| 4 | S2 | Source Terminal 2. The S2 pin can be an input or an output. |
| 5 | $V_{S S}$ | Most Negative Power Supply Potential. In single-supply applications, tie the $\mathrm{V}_{S S}$ pin to ground. |
| 6 | S3 | Source Terminal 3. The S3 pin can be an input or an output. |
| 7 | S4 | Source Terminal 4. The S4 pin can be an input or an output. |
| 8 | D3 | Drain Terminal 3. The D3 pin can be an input or an output. |
| 9 | D4 | Drain Terminal 4. The D4 pin can be an input or an output. |
| 10, 30 | $V_{D D}$ | Most Positive Power Supply Potential. Both $\mathrm{V}_{\mathrm{DD}}$ pins are connected internally. |
| 11, 29 | GND | Ground ( 0 V ) Reference. Both GND pins are connected internally. |
| 12, 28 | $\overline{\text { RESET }} / \mathrm{V}_{\mathrm{L}}$ | $\overline{\operatorname{RESET} / L o g i c ~ P o w e r ~ S u p p l y ~ I n p u t ~}\left(\mathrm{~V}_{\mathrm{L}}\right)$. Under normal operation, drive $\left.\overline{\operatorname{RESET}}\right) N_{\mathrm{L}}$ with a 2.7 V to 5.5 V supply. Pull $\overline{\operatorname{RESET}} / N_{\mathrm{L}}$ low to complete a hardware reset. After a reset, all switches open, and the appropriate registers are set to their default. Both RESET and $\mathrm{V}_{\mathrm{L}}$ are connected internally. |
| 13 | SDO | Serial Data Output. Use the SDO pin for daisy-chaining a number of these devices together or for reading back the data stored in a register for diagnostic purposes. The serial data is propagated on the falling edge of SCLK. |
| 14, 26 | SCLK | Serial Clock Input. Data is captured on the positive edge of SCLK. Data can be transferred at rates up to 50 MHz . Both SCLK pins are connected internally. |
| 15, 25 | CS | Active Low Control Input. $\overline{C S}$ is the frame synchronization signal for the input data. Both $\overline{C S}$ pins are connected internally. |
| 16 | D5 | Drain Terminal 5. The D5 pin can be an input or an output. |
| 17 | D6 | Drain Terminal 6. The D6 pin can be an input or an output. |
| 18 | S5 | Source Terminal 5. The S5 pin can be an input or an output. |
| 19 | S6 | Source Terminal 6. The S6 pin can be an input or an output. |
| 20 | NIC | Not Internally Connected. |
| 21 | S7 | Source Terminal 7. The S7 pin can be an input or an output. |
| 22 | S8 | Source Terminal 8. The S8 pin can be an input or an output. |
| 23 | D7 | Drain Terminal 7. The D7 pin can be an input or an output. |
| 24 | D8 | Drain Terminal 8. The D8 pin can be an input or an output. |
| 27 | SDI | Serial Data Input. Data is captured on the positive edge of SCLK. |
|  | EPAD | Exposed Pad. The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the exposed pad is connected to $\mathrm{V}_{\mathrm{SS}}$. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6. On Resistance vs. VS or $V_{D}$ for $\pm 15$ V Dual Supply


Figure 7. On Resistance vs. $V_{S}$ or $V_{D}$ for $\pm 5$ V Dual Supply


Figure 8. On Resistance vs. $V_{S}$ or $V_{D}$ for +12 V Single Supply


Figure 9. On Resistance vs. $V_{S}$ or $V_{D}$ for Various Temperatures, $\pm 15$ V Dual Supply


Figure 10. On Resistance vs. $V_{S}$ or $V_{D}$ for Various Temperatures, $\pm 5$ V Dual Supply


Figure 11. On Resistance vs. $V_{S}$ or $V_{D}$ for Various Temperatures, +12 V Single Supply

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 12. On Leakage Currents vs. Temperature, $\ddagger 15$ V Dual Supply


Figure 13. On Leakage Currents vs. Temperature, $\pm 5$ V Dual Supply


Figure 14. On Leakage Currents vs. Temperature, +12 V Single Supply


Figure 15. Off Leakage Currents vs. Temperature, $\ddagger 15$ V Dual Supply


Figure 16. On Leakage Currents vs. Temperature, $\pm 5$ V Dual Supply


Figure 17. On Leakage Currents vs. Temperature, +12 V Single Supply

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 18. Crosstalk vs. Frequency, $\pm 15$ V Dual Supply


Figure 19. Off Isolation vs. Frequency, $\pm 15$ V Dual Supply


Figure 20. Charge Injection vs. VS


Figure 21. AC Power Supply Rejection Ratio (AC PSRR) vs. Frequency, $\pm 15 \mathrm{~V}$ Dual Supply


Figure 22. Insertion Loss vs. Frequency, $\pm 15$ V Dual Supply


Figure 23. THD $+N$ vs. Frequency, $\pm 15$ V Dual Supply

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 24. THD vs. Frequency, $\pm 15$ V Dual Supply


Figure 25. Large AC Signal Voltage vs. Frequency


Figure 26. Capacitance vs. $V_{S}, \pm 15$ V Dual Supply


Figure 27. $T_{\text {ON }} / T_{\text {OFF }}$ Time vs. Temperature for Single Supply (SS) and Dual Supply (DS)


Figure 28. IL vs. SCLK Frequency When CS Is High

## TEST CIRCUITS



Figure 29. On Resistance (I $I_{D S}=$ Drain and Source Current)


Figure 30. Off Leakage


Figure 31. On Leakage


CHANNEL TO CHANNEL CROSSTALK $=20 \log \frac{V_{\text {OUT }}}{V_{S}}$

Figure 32. Channel to Channel Crosstalk

## TEST CIRCUITS



器

Figure 33. Off Isolation


Figure 34. THD $+N$

## TEST CIRCUITS



용
Figure 35. -3 dB Bandwidth


NOTES

1. BOARD AND COMPONENT EFFECTS ARE NOT DE-EMBEDDED FROM THE AC PSRR MEASUREMENT.

Figure 36. AC PSRR

## TEST CIRCUITS



Figure 37. Break-Before-Make Time Delay, $t_{D}$


Figure 38. Switching Times, $\mathrm{t}_{\mathrm{ON}}$ and $\mathrm{t}_{\mathrm{OFF}}$


Figure 39. Charge Injection, $Q_{I N J}\left(\Delta V_{\text {OUT }}=\right.$ Change in Output Voltage $)$

## TERMINOLOGY

## $I_{D D}$

$I_{D D}$ represents the positive supply current.

## Iss

$I_{S S}$ represents the negative supply current.

## $\mathbf{V}_{\mathrm{D}}, \mathbf{V}_{\mathrm{S}}$

$V_{D}$ and $V_{S}$ represent the analog voltage on Terminal $D x$ and Terminal Sx, respectively.

## Ron

$\mathrm{R}_{\mathrm{ON}}$ represents the ohmic resistance between Terminal Dx and Terminal Sx .
$\Delta \mathbf{R}_{\mathrm{ON}}$
$\Delta R_{O N}$ represents the difference between the $R_{O N}$ of any two channels.

## $\mathrm{R}_{\mathrm{FLAt}}$ (ON)

$R_{\text {FLAT (ON) }}$ is flatness that is defined as the difference between the maximum and minimum value of on resistance measured over the specified analog signal range.

## $I_{S}$ (Off)

$I_{S}$ (Off) is the source leakage current with the switch off.

## $I_{D}$ (Off)

$I_{D}$ (Off) is the drain leakage current with the switch off.

## $I_{D}(O n), I_{S}(O n)$

$I_{D}(O n)$ and $I_{S}(O n)$ represent the channel leakage currents with the switch on.
$\mathrm{V}_{\mathrm{INL}}$
$V_{\text {INL }}$ is the maximum input voltage for Logic 0 .
$\mathrm{V}_{\text {INH }}$
$\mathrm{V}_{\text {INH }}$ is the minimum input voltage for Logic 1 .
$\mathbf{I}_{\mathbf{I N L}}, \mathbf{I}_{\mathbf{I N H}}$
$I_{\mathbb{N L}}$ and $I_{I_{N H}}$ represent the low and high input currents of the digital inputs.

## $C_{D}$ (Off)

$C_{D}$ (Off) represents the off switch drain capacitance, which is measured with reference to ground.

## $\mathrm{C}_{\mathrm{s}}$ (Off)

$\mathrm{C}_{S}$ (Off) represents the off switch source capacitance, which is measured with reference to ground.
$C_{D}(O n), C_{S}(O n)$
$\mathrm{C}_{\mathrm{D}}(\mathrm{On})$ and $\mathrm{C}_{S}(\mathrm{On})$ represent on switch capacitances, which are measured with reference to ground.

## $\mathrm{C}_{\mathrm{IN}}$

$\mathrm{C}_{\text {IN }}$ is the digital input capacitance.
$\mathrm{C}_{\text {out }}$
$\mathrm{C}_{\text {Out }}$ is the digital output capacitance.
$t_{0 N}$
$\mathrm{t}_{\mathrm{ON}}$ represents the delay between applying the digital control input and the output switching on.

## $t_{\text {OFF }}$

$\mathrm{t}_{\text {OFF }}$ represents the delay between applying the digital control input and the output switching off.

## Off Isolation

Off isolation is a measure of unwanted signal coupling through an off switch.

## Charge Injection

Charge injection is a measure of the glitch impulse transferred from the digital input to the analog output during switching.

## Crosstalk

Crosstalk is a measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

## -3 dB Bandwidth

Bandwidth is the frequency at which the output is attenuated by 3 dB.

## On Response

On response is the frequency response of the on switch.

## Insertion Loss

Insertion loss is the loss due to the on resistance of the switch.

## Total Harmonic Distortion + Noise (THD + N)

THD +N is the ratio of the harmonic amplitude plus noise of the signal to the fundamental.

## AC Power Supply Rejection Ratio (AC PSRR)

AC PSRR is the ratio of the amplitude of the signal on the output to the amplitude of the modulation. AC PSRR is a measure of the ability of the device to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The DC voltage on the device is modulated by a sine wave of 0.62 $\checkmark$ p-p.

## THEORY OF OPERATION

The ADGS2414D is a set of serially controlled, octal SPST switches with error detection features. SPI Mode 0 and Mode 3 can be used with the ADGS2414D, and the device operates with SCLK frequencies up to 50 MHz . The default mode for the ADGS2414D is address mode in which the registers of the device are accessed by a 16 -bit SPI command that is bounded by $\overline{\mathrm{CS}}$. The SPI command is a 24 -bit command if the user enables CRC error detection. Other error detection features include SCLK count error and invalid read and write error. Read the error flags register to detect if any of these SPI errors occur. The ADGS2414D can also operate in two other modes: burst mode and daisy-chain mode.

The interface pins of the ADGS2414D are $\overline{C S}$, SCLK, SDI, and SDO. Hold CS low when using the SPI. Data is captured on the SDI on the rising edge of SCLK, and data is propagated out on the SDO on the falling edge of SCLK.

## ADDRESS MODE

Address mode is the default mode for the ADGS2414D upon power-up. A single SPI frame in address mode is bounded by a CS falling edge and the succeeding CS rising edge. The SPI frame is comprised of 16 SCLK cycles. The timing diagram for address mode is shown in Figure 40. The first SDI bit indicates if the SPI command is a read or write command. When the first bit is set to 0 , a write command is issued, and if the first bit is set to $1, a$ read command is issued. The next seven bits determine the target register address. The remaining eight bits provide the data to the addressed register. The last eight bits are ignored during a read command because, during these clock cycles, SDO propagates out the data contained in the addressed register.

The target register address of an SPI command is determined on the eighth SCLK rising edge. Data from this register propagates out on SDO from the eighth to the $15^{\text {th }}$ SCLK falling edge during SPI reads. A register write occurs on the $16^{\text {th }}$ SCLK rising edge during SPI writes.

During any SPI command, SDO sends out eight alignment bits as the first eight bits. The alignment bits observed at SDO are 0x25.

## ERROR DETECTION FEATURES

Protocol and communication errors on the SPI are detectable. There are three error detection features: incorrect SCLK count error detection, invalid read and write address error detection, and CRC error detection. Each of these error detection features has a corresponding enable bit in the error configuration register. In addition, there is an error flag bit for each of these error detection features in the error flags register.

## CYCLIC REDUNDANCY CHECK (CRC) ERROR DETECTION

The CRC error detection feature extends a valid SPI frame by eight SCLK cycles. These eight extra cycles are needed to send the CRC byte for that SPI frame. The CRC byte is calculated by the SPI block using the 16 -bit payload: the R/W bit, the register address, Bits[ $[: 00]$, and the register data, Bits $[7: 0]$. The CRC polynomial used in the SPI block is $x^{8}+x^{2}+x^{1}+1$ with a seed value of 0 . For a timing diagram with CRC enabled, see Figure 41. Register writes occur at the $24^{\text {th }}$ SCLK rising edge with CRC error checking enabled.

During an SPI write, the microcontroller or central processing unit (CPU) provides the CRC byte through SDI. The SPI block checks the CRC byte just before the 24th SCLK rising edge. On this same edge, the register write is prevented if an incorrect CRC byte is received by the SPI. The CRC error flag asserts in the error flags register in the case of the incorrect CRC byte being detected.
During an SPI read, the CRC byte is provided to the microcontroller through SDO.
The CRC error detection feature is disabled by default and can be configured by the user through the error configuration register.


Figure 40. Address Mode Timing Diagram


Figure 41. Timing Diagram with CRC Enabled

## THEORY OF OPERATION

## SCLK COUNT ERROR DETECTION

SCLK count error detection allows the user to detect if an incorrect number of SCLK cycles are sent by the microcontroller or CPU. When in address mode, with CRC disabled, 16 SCLK cycles are expected. If 16 SCLK cycles are not detected, the SCLK count error flag asserts in the error flags register. When less than 16 SCLK cycles are received by the device, a write to the register map does not occur. When the ADGS2414D receives more than 16 SCLK cycles, a write to the memory map still occurs at the $16^{\text {th }}$ SCLK rising edge, and the flag asserts in the error flags register. With CRC enabled, the expected number of SCLK cycles is 24 . SCLK count error detection is enabled by default and can be configured by the user through the error configuration register.

## INVALID READ AND WRITE ADDRESS ERROR

An invalid read and write address error detects when a nonexistent register address is a target for a read or write. In addition, this error asserts when a write to a read only register is attempted. The invalid read and write address error flag asserts in the error flags register when an invalid read and write address error occurs. The invalid read and write address error is detected on the ninth SCLK rising edge, which means a write to the register does not occur when an invalid address is targeted. Invalid read and write address error detection is enabled by default and can be disabled by the user through the error configuration register.

## CLEARING THE ERROR FLAGS REGISTER

To clear the error flags register, write the special 16-bit SPI frame, 0x6CA9, to the device. This SPI command does not trigger the invalid $R / \bar{W}$ address error. When CRC is enabled, the user must also send the correct CRC byte for a successful error clear command. At the $16^{\text {th }}$ or $24^{\text {th }}$ SCLK rising edge, the error flags register resets to zero.

## BURST MODE

The SPI can accept consecutive SPI commands without the need to deassert the $\overline{\mathrm{CS}}$ line, which is called burst mode. Burst mode is enabled through the burst enable register. This mode uses the same 16 -bit command to communicate with the device. In addition, the response of the device at SDO is still aligned with the corresponding SPI command. Figure 42 shows an example of SDI and SDO during burst mode.

The invalid read and write address and CRC error checking functions operate similarly during burst mode as these error checking functions do during address mode. However, SCLK count error
detection operates in a slightly different manner. The total number of SCLK cycles within a given $\overline{\mathrm{CS}}$ frame are counted, and if the total is not a multiple of 16 , or a multiple of 24 when CRC is enabled, the SCLK count error flag asserts.


Figure 42. Burst Mode Frame

## SOFTWARE RESET

When in address mode, the user can initiate a software reset by writing two consecutive SPI commands, OxA3 followed by $0 \times 05$, targeting Register 0x0B. After a software reset, all register values are set to default.

## DAISY-CHAIN MODE

The connection of several ADGS2414D devices in a daisy-chain configuration is possible, and Figure 43 illustrates this setup. All devices share the same $\overline{C S}$, SCLK, and $V_{L}$ line, whereas the SDO of a device forms a connection to the SDI of the next device, creating a shift register. In daisy-chain mode, SDO is an eight-cycle delayed version of SDI. When in daisy-chain mode, all commands target the switch data register. Therefore, it is not possible to make configuration changes while in daisy-chain mode.

When in address mode, the ADGS2414D can only enter daisychain mode by sending the 16 -bit SPI command, $0 \times 2500$ (see Figure 44). When the ADGS2414D receives this command, the SDO of the device sends out the same command because the alignment bits at the SDO are $0 \times 25$, which allows multiple daisyconnected devices to enter daisy-chain mode in a single SPI frame. A hardware reset is required to exit daisy-chain mode.

For the timing diagram of a typical daisy-chain SPI frame, see Figure 45. When CS goes high, Device 1 writes Command 0 , Bits $[7: 0]$ to its switch data register, Device 2 writes Command 1, Bits[7:0] to its switches, and so on. The SPI block uses the last eight bits it received through SDI to update the switches. After entering daisy-chain mode, the first eight bits sent out by SDO on each device in the chain are $0 \times 00$. When $\overline{C S}$ goes high, the internal shift register value does not reset back to zero.

An SCLK rising edge reads data on SDI while data is propagated out of SDO on an SCLK falling edge.

## THEORY OF OPERATION



Figure 43. Two ADGS2414D Devices Connected in a Daisy-Chain Configuration


Figure 44. SPI Command to Enter Daisy-Chain Mode


Figure 45. Example of an SPI Frame Where Four ADGS2414D Devices Connect in Daisy-Chain Mode

## THEORY OF OPERATION

## POWER-ON RESET

The digital section of the ADGS2414D goes through an initialization phase during $\mathrm{V}_{\mathrm{L}}$ power-up. This initialization also occurs after a hardware or software reset. After $V_{L}$ power-up or a reset, ensure that a minimum of $120 \mu \mathrm{~s}$ passes from the time of power-up or reset before any SPI command is issued. Ensure that $\mathrm{V}_{\mathrm{L}}$ does not drop out during the $120 \mu$ s initialization phase because it may result in the incorrect operation of the ADGS2414D.

## APPLICATIONS INFORMATION

## LARGE VOLTAGE, HIGH FREQUENCY SIGNAL TRACKING

Figure 25 shows the voltage range and corresponding frequencies that the ADGS2414D can reliably convey. The tracking voltage ( $V_{\text {TRACK }}$ ) in the figure shows the source voltage and the drain voltage difference, which is less than 50 mV for a given amplitude and frequency. For large voltage, high frequency signals, the frequency must be kept below 10 MHz . If the required frequency is greater than 10 MHz , decrease the signal range appropriately to ensure signal integrity.

## SYSTEM CHANNEL DENSITY

The ADGS2414D feature set allows for large system channel density. These features include route through pins for the digital signals and power supplies, as well as integrated passive components.

## ROUTE THROUGH PINS

When multiple ADGS2414D devices are used in a system, the route through pins allow for a greater channel density layout. The
route through pins enable the passing of power supplies and digital lines between devices with ease. The $V_{D D}$, RESET $N_{L}$, and GND power lines, as well as the SCLK, $\overline{C S}$, SDI, and SDO digital lines, are available on both the top and bottom pins of the package.
These route through pins simplify PCB routing and reduce the need for vias when connecting many ADGS2414D devices together.
Figure 46 shows an example layout where the route through pins on four ADGS2414D devices configured in daisy-chain mode are used to reduce the overall size of the layout.

## INTEGRATED PASSIVE COMPONENTS

Note the lack of external passive components in the layout in Figure 46. The ADGS2414D has integrated decoupling capacitors for the $V_{D D}, V_{S S}$, and RESET $V_{L}$ power supplies. Therefore, the need for external decoupling capacitors is eliminated, reducing the total system footprint of the ADGS2414D. If additional decoupling is required for extremely noise-sensitive applications, add an external decoupling capacitor. Figure 21 shows the AC PSRR performance with and without external decoupling capacitors. The ADG2414D also contains an integrated pullup resistor to $V_{L}$ for the SDO pin.


Figure 46. Layout Example Showing the Use of the Route Pins and the Elimination of External Passive Components

## APPLICATIONS INFORMATION

## BREAK-BEFORE-MAKE SWITCHING

The ADGS2414D exhibits break-before-make switching action. This feature allows for the use of the device in multiplexer applications. To use the device as a multiplexer, externally hardwire a device into the desired mux configuration, as shown in Figure 47.

f

Figure 47. An SPI Controlled Switch Configured into a 4:1 Mux

## DIGITAL INPUT BUFFERS

There are input buffers present on the digital input pins ( $\overline{C S}$, SCLK, and SDI). These buffers are active at all times. Therefore, there is a current draw from the $\mathrm{V}_{L}$ supply if SCLK or SDl is toggled, regardless of whether $\overline{C S}$ is active. For typical values of this current draw, refer to the Specifications section and Figure 28.

## POWER SUPPLY RAILS

The ADGS2414D can operate with bipolar supplies between $\pm 4.5$ $V$ and $\pm 16.5 \mathrm{~V}$. The supplies on $V_{D D}$ and $V_{S S}$ do not have to be symmetrical. However, the $\mathrm{V}_{D D}$ to $\mathrm{V}_{S S}$ range must not exceed 33 V . The ADGS2414D can also operate with single supplies between 5 V and 20 V with $\mathrm{V}_{\text {SS }}$ connected to GND . The voltage range that can be supplied to $\mathrm{V}_{\mathrm{L}}$ is from 2.7 V to 5.5 V . The device is fully specified at $\pm 15 \mathrm{~V}$ and +12 V analog supply voltage ranges.

## POWER SUPPLY RECOMMENDATIONS

Analog Devices, Inc., has a wide range of power management products to meet the requirements of high-performance signal chains.

An example of a bipolar power solution is shown in Figure 48. The LT3463 (a dual switching regulator) generates a positive and negative supply rail for the ADGS2414D, an amplifier, and/or a precision converter in a typical signal chain. Also shown in Figure 48 are two optional low dropout regulators (LDOs), the ADP7142 and ADP7182 (positive and negative LDOs, respectively), which can reduce the output ripple of the LT3463 in ultralow noise-sensitive applications.

The ADP7142 can generate the $V_{L}$ voltage that is required to power the digital circuitry within the ADGS2414D.


Figure 48. Bipolar Power Solution
Table 11. Recommended Power Management Devices

| Product | Description |
| :--- | :--- |
| LT3463 | Dual micropower, DC to DC converter with Schottky diodes |
| ADP7142 | $40 \mathrm{~V}, 200 \mathrm{~mA}$, low noise, CMOS, LDO linear regulator |
| ADP7182 | $-28 \mathrm{~V},-200 \mathrm{~mA}$, low noise, LDO linear regulator |

### 1.8 V LOGIC COMPATIBILITY

The SDI, $\overline{C S}$, and SCLK digital inputs of the ADGS2414D are compatible with 1.8 V logic when $\mathrm{V}_{\mathrm{L}}$ is between or equal to 2.7 V and 3.3 V .

The SDO digital output levels are proportional to the $\mathrm{V}_{\mathrm{L}}$ voltage. For example, if $\mathrm{V}_{\mathrm{L}}=3 \mathrm{~V}$, a logic high on the SDO is approximately 3 V . When performing an SPI readback from the ADGS2414D with a controller device using 1.8 V logic, there may be an issue if the digital pins on the controller cannot tolerate digital input signals that exceed 1.8 V .

Figure 49 describes how to use the ADG3231 level translator to perform a 1.8 V SPI readback with a device that has 1.8 V logic ports, such as a microcontroller or field programmable gate array (FPGA). Place the ADG3231 between the SDO of the ADGS2414D and the microcontroller or FPGA. Supply $\mathrm{V}_{\mathrm{CC}}$ of the ADG3231 with the $V_{L}$ voltage of the $A D G S 2414 \mathrm{D}$ and connect $\mathrm{V}_{\mathrm{CC} 2}$ to the 1.8 V supply from the microcontroller or FPGA. The ADG3231 then translates the logic level of the SDO from $\mathrm{V}_{\mathrm{L}}$ to 1.8 V .

This solution is only required if the 1.8 V microcontroller or FPGA cannot tolerate digital input signals that exceed 1.8 V .


Figure 49. Using the ADG3231 to Perform a 1.8 V SPI Readback

## REGISTER SUMMARY

Table 12. Register Summary

| Reg. | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Default | $\mathrm{R} \bar{W}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x01 | SW_DATA | SW8_EN | SW7_EN | SW6_EN | SW5_EN | SW4_EN | SW3_EN | SW2_EN | SW1_EN | 0x00 | R $\bar{W}$ |
| 0x02 | ERR_CONFIG | Reserved |  |  |  |  | RW_ERR_EN | SCLK_ERR_EN | CRC_ERR_EN | 0x06 | R/W |
| 0x03 | ERR_FLAGS | Reserved |  |  |  |  | RW_ERR_FLAG | SCLK_ERR_FLAG | CRC_ERR_FLAG | 0x00 | R |
| 0x05 | BURST_EN | Reserved |  |  |  |  |  |  | BURST_MODE_EN | 0x00 | R/W |
| Ox0B | SOFT_RESETB | SOFT_RESETB |  |  |  |  |  |  |  | 0x00 | $\bar{W}$ |

## REGISTER DETAILS

## SWITCH DATA REGISTER

## Address: 0x01, Reset: 0x00, Name: SW_DATA

Use the switch data register to control the status of the eight switches of the ADGS2414D.
Table 13. Bit Descriptions for SW_DATA

| Bit | Bit Name | Setting | Description | Default | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | SW8_EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Enable the SW8_EN bit for Switch 8. <br> Switch 8 open. <br> Switch 8 closed. | 0x0 | R/W |
| 6 | SW7_EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Enable the SW7_EN bit for Switch 7. <br> Switch 7 open. <br> Switch 7 closed. | $0 \times 0$ | R/W |
| 5 | SW6_EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Enable the SW6_EN bit for Switch 6 . Switch 6 open. <br> Switch 6 closed. | $0 \times 0$ | R/W |
| 4 | SW5_EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Enable the SW5_EN bit for Switch 5 . Switch 5 open. <br> Switch 5 closed. | $0 \times 0$ | $R / \bar{W}$ |
| 3 | SW4_EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Enable the SW4_EN bit for Switch 4. Switch 4 open. <br> Switch 4 closed. | $0 \times 0$ | R/W |
| 2 | SW3_EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Enable the SW3_EN bit for Switch 3. <br> Switch 3 open. <br> Switch 3 closed. | $0 \times 0$ | $R / \bar{W}$ |
| 1 | SW2_EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Enable the SW2_EN bit for Switch 2. <br> Switch 2 open. <br> Switch 2 closed. | $0 \times 0$ | R/W |
| 0 | SW1_EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Enable the SW1_EN bit for Switch 1. <br> Switch 1 open. <br> Switch 1 closed. | 0x0 | R/W |

## ERROR CONFIGURATION REGISTER

## Address: 0x02, Reset: 0x06, Name: ERR_CONFIG

Use the error configuration register to enable and disable the relevant error features as required.
Table 14. Bit Descriptions for ERR_CONFIG

| Bits | Bit Name | Settings | Description | Default | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [7:3] | Reserved |  | Bits[7:3] are reserved. Set Bits[7:3] to 0 . | 0x0 | R |
| 2 | RW_ERR_EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Enable the RW_ERR_EN bit to detect an invalid read and write address. Disabled. <br> Enabled. | 0x1 | R/W |
| 1 | SCLK_ERR_EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Enable the SCLK_ERR_EN bit to detect the correct number of SCLK cycles in an SPI frame. 16 SCLK cycles are expected when CRC is disabled and burst mode is disabled. 24 SCLK cycles are expected when CRC is enabled and burst mode is disabled. A multiple of 16 SCLK cycles is expected when CRC is disabled and burst mode is enabled. A multiple of 24 SCLK cycles is expected when CRC is enabled and burst mode is enabled. <br> Disabled. <br> Enabled. | 0x1 | R/W |

## REGISTER DETAILS

Table 14. Bit Descriptions for ERR_CONFIG (Continued)

| Bits | Bit Name | Settings | Description | Default | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | CRC_ERR_EN |  | Enable the CRC_ERR_EN bit for CRC error detection. SPI frames are 24 bits wide when <br> enabled. <br> Disabled. | $0 \times 0$ |
|  |  | 0 | Enabled. | $R \bar{W}$ |  |

## ERROR FLAGS REGISTER

## Address: 0x03, Reset: 0x00, Name: ERR_FLAGS

Use the error flags register to determine if an error has occurred. To clear the error flags register, write the special 16-bit SPI command, $0 x 6 C A 9$, to the device. This SPI command does not trigger the invalid R $\bar{W}$ address error. When CRC is enabled, include the correct CRC byte during the SPI write for the clear error flags register command to succeed.

Table 15. Bit Descriptions for ERR_FLAGS

| Bits | Bit Name | Settings | Description | Default | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [7:3] | Reserved |  | Bits[7:3] are reserved and are set to 0 . | 0x0 | R |
| 2 | RW_ERR_FLAG | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Error flag for invalid read and write address. The error flag asserts during an SPI read if the target address does not exist. The error flag also asserts when the target address of an SPI write does not exist or is read only. <br> No error. <br> Error. | 0x0 | R |
| 1 | SCLK_ERR_FLAG | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Error flag for the detection of the correct number of SCLK cycles in an SPI frame. <br> No error. <br> Error. | 0x0 | R |
| 0 | CRC_ERR_FLAG | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Error flag that determines if a CRC error has occurred during a register write. <br> No error. <br> Error. | 0x0 | R |

## BURST ENABLE REGISTER

## Address: 0x05, Reset: 0x00, Name: BURST_EN

Use the burst enable register to enable or disable burst mode. When burst mode is enabled, the user can send multiple consecutive SPI commands without deasserting $\overline{\mathrm{CS}}$.

Table 16. Bit Descriptions for BURST_EN

| Bits | Bit Name | Settings | Description | Default | Access |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $[7: 1]$ | Reserved |  | Bits[7:1] are reserved. Set Bits[7:1] to 0. | $0 \times 0$ | $R$ |
| 0 | BURST_MODE_EN |  | Burst mode enable bit. $R$ <br>   <br>   <br>   <br>   <br> Disabled. Enabled. | $0 \times 0$ | $R / \bar{W}$ |

## REGISTER DETAILS

## SOFTWARE RESET REGISTER

## Address: 0x0B, Reset: 0x00, Name: SOFT_RESETB

Use the software reset register to perform a software reset. Consecutively write $0 x A 3$ followed by $0 \times 05$ to this register, and the registers of the device reset to their default state.

Table 17. Bit Descriptions for SOFT_RESETB

| Bits | Bit Name | Settings | Description | Default | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | SOFT_RESETB |  | To perform a software reset, consecutively write 0xA3 followed by 0x05 to the <br> SOFT_RESETB register. | $0 \times 0$ | $\bar{W}$ |

## OUTLINE DIMENSIONS




Figure 50. 30-Terminal Land Grid Array [LGA]
(CC-30-3)
$4 \mathrm{~mm} \times 5 \mathrm{~mm}$ Body and 1.63 mm Package Height
Dimensions shown in millimeters
Updated: August 19, 2023
ORDERING GUIDE

| Model ${ }^{1}$ | Temperature Range | Package Description |  | Package <br> Option |
| :--- | :--- | :--- | :--- | :--- |
| ADGS2414DBCCZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 30 -lead LGA $(4 \mathrm{~mm} \times 5 \mathrm{~mm} \times 1.63 \mathrm{~mm})$ | Tray, 490 | CC-30-3 |
| ADGS2414DBCCZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 30 -lead LGA $(4 \mathrm{~mm} \times 5 \mathrm{~mm} \times 1.63 \mathrm{~mm})$ | Reel, 1000 | CC-30-3 |

1 Z = RoHS Compliant Part.

## EVALUATION BOARDS

Table 18. Evaluation Boards

| Model $^{1}$ | Description |
| :--- | :--- |
| EV-ADGS2414DSDZ | Evaluation Board |
| ${ }^{1}$ Z $=$ RoHS-Compliant Part. |  |

