## FEATURES

- Silent Switcher ${ }^{\circledR}$ Architecture
- Ultralow EMI Emissions
- Spread Spectrum Frequency Modulation
- High Efficiency at High Frequency
- Up to 95\% Efficiency at $1 \mathrm{MHz}, \mathbf{1 2 V}_{\text {IN }}$ to $5 \mathrm{~V}_{\text {out }}$
- Up to $\mathbf{9 4 \%}$ Efficiency at $\mathbf{2 M H z}, \mathbf{1 2 V}_{\text {IN }}$ to $\mathbf{5 V} \mathrm{V}_{\text {out }}$


## - Wide Input Voltage Range: 3V to 65V

- 3.5A Maximum Continuous, 5A Peak Transient Output
- Ultralow Quiescent Current Burst Mode ${ }^{\circledR}$ Operation
$-2.5 \mu \mathrm{~A}_{\mathrm{Q}}$ Regulating $12 \mathrm{~V}_{\mathrm{IN}}$ to $3.3 \mathrm{~V}_{\text {oUt }}$
- Output Ripple $<10 \mathrm{mV}$ P-p


## - Fast Minimum Switch On-Time: 35ns

## - True $\mathbf{2 M H z}$ Operation for $\mathbf{2 4 V} \mathrm{V}_{\text {IN }}$ Systems

- Low Dropout Under All Conditions: 130mV at 1A
- Safely Tolerates Inductor Saturation in Overload
- Adjustable and Synchronizable: 200 kHz to 3 MHz
- Output Soft-Start and Tracking
- Small 18-Lead $3 \mathrm{~mm} \times 4 \mathrm{~mm}$ Side Wettable QFN with Improved Solder Joint Reliability
- AEC-Q100 Qualified for Automotive Applications


## APPLICATIONS

- Automotive and Industrial Supplies
- General Purpose Step-Down


## SIMPLIFIED APPLICATION DIAGRAM



Figure 1. 5V 3.5A Step-Down Converter

## GENERAL DESCRIPTION

The LT® ${ }^{-1641 A}$ step-down regulator features Silent Switcher architecture designed to minimize EMI emissions while delivering high efficiency at frequencies up to 3 MHz . Assembled in a $3 \mathrm{~mm} \times 4 \mathrm{~mm}$ side wettable QFN, the monolithic construction with integrated power switches and inclusion of all necessary circuitry yields a solution with a minimal PCB footprint. An ultralow $2.5 \mu \mathrm{~A}$ quiescent current - with the output in full regulation enables applications requiring highest efficiency at very small load currents. Transient response remains excellent and output voltage ripple is below $10 \mathrm{mV} \mathrm{V}_{\mathrm{p}-\mathrm{p}}$ at any load, from zero to full current.

The LT8641A allows high $\mathrm{V}_{\text {IN }}$ to low $\mathrm{V}_{\text {Out }}$ conversion at high frequency with a fast minimum top switch on-time of 35 ns . Operation is safe in overload even with a saturated inductor.

Essential features are included and easy to use: an opendrain PG pin signals when the output is in regulation. The SYNC/MODE pin selects between Burst Mode, pulseskipping, or spread spectrum mode, and also allows synchronization to an external clock. Soft-start and tracking functionality are accessed through the TR/SS pin. An accurate enable threshold can be set using the EN/UV pin and a resistor at the RT pin programs switch frequency.

All registered trademarks and trademarks are the property of their respective owners. Protected by U.S. patents, including 8823345 .


Figure 2. 12V ${ }_{\text {IN }}$ to 5V $V_{\text {out }}$ Efficiency

## REVISION HISTORY

| Nature of Change | Page Number |
| :---: | :---: |
| $5 / 23-$ REV 0 |  |

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
General Description ..... 1
Simplified Application Diagram. .....  1
Revision History ..... 2
Specifications ..... 4
Absolute Maximum Ratings ..... 5
Pin Configurations and Function Descriptions .....  7
Typical Performance Characteristics ..... 10
Block Diagram ..... 17
Theory of Operation. ..... 17
Applications Information ..... 19
Low EMI PCB Layout ..... 19
Achieving Ultralow Quiescent Current ..... 20
FB Resistor Network ..... 21
Setting the Switching Frequency ..... 22
Operating Frequency Selection and Trade-Offs ..... 23
Inductor Selection and Maximum Output Current ..... 23
Input Capacitors ..... 25
Output Capacitor and Output Ripple ..... 25
Ceramic Capacitors ..... 25
Enable Pin. ..... 26
INTV ${ }_{\text {cc }}$ Regulator ..... 26
Output Voltage Tracking and Soft-Start. ..... 26
Output Power Good ..... 27
Synchronization and Spread Spectrum ..... 27
Shorted and Reversed Input Protection. ..... 27
Thermal Considerations and Peak Output Current ..... 28
Typical Applications Circuits ..... 30
Outline Dimensions ..... 33
Ordering Guide ..... 34
Related Parts ..... 34

## SPECIFICATIONS

Table 1. Electrical Characteristics
( $\mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. All voltages are referenced to GND, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS/COMMENTS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Minimum Input Voltage | $\mathrm{V}_{\text {IN }}$ |  |  | 2.6 | 3.0 | V |
| $V_{\text {IN }}$ Quiescent Current in | $\mathrm{l}_{\mathrm{Q} \text { (SHDN) }}$ | $\mathrm{V}_{\text {En/UV }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.75 | 3 | $\mu \mathrm{A}$ |
| Shutdown |  | $\mathrm{V}_{\text {EN/UV }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=12 \mathrm{~V}$ |  | 0.75 | 10 |  |
| $\mathrm{V}_{\text {IN }}$ Quiescent Current in | $\mathrm{l}_{\mathrm{Q} \text { (BURST) }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{EN} / \mathrm{UV}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}>0.81 \mathrm{~V}, \mathrm{~V}_{\mathrm{SYNC}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}=6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ |  | 1.7 | 4 | $\mu \mathrm{A}$ |
| Sleep (Burst Mode) |  | $\begin{aligned} & \mathrm{V}_{\mathrm{EN} / \mathrm{UV}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}>0.81 \mathrm{~V}, \mathrm{~V}_{\mathrm{SYNC}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}=6 \mathrm{~V} \end{aligned}$ |  | 1.7 | 10 |  |
| $\mathrm{V}_{\text {IN }}$ Quiescent Current in Sleep (Pulse-Skip Mode) | $\mathrm{I}_{\mathrm{Q} \text { (PSM) }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{EN} / \mathrm{UV}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}>0.81 \mathrm{~V}, \mathrm{~V}_{\mathrm{SYNC}}=2 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ |  | 0.30 | 0.51 | mA |
| $\mathrm{V}_{\text {IN }}$ Current in Regulation | $\mathrm{I}_{\mathrm{IN}}$ | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0.81 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=6 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=1 \mathrm{~mA}, \\ & \mathrm{~V}_{\text {SYNC }}=0 \mathrm{~V} \end{aligned}$ |  | 200 | 390 | $\mu \mathrm{A}$ |
| Feedback Reference Voltage | $V_{\text {FB }}$ | $\mathrm{V}_{\text {IN }}=6 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0.5 \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 0.804 | 0.810 | 0.816 | V |
|  |  | $\mathrm{V}_{\text {IN }}=6 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0.5 \mathrm{~A}$ | 0.790 | 0.810 | 0.822 |  |
| Feedback Voltage Line Regulation | $\Delta \mathrm{V}_{\text {FB(LINE) }}$ | $\mathrm{V}_{\mathrm{IN}}=4 \mathrm{~V}$ to 42 V |  | 0.004 | 0.030 | \%/V |
| Feedback Pin Input Current | $\mathrm{I}_{\text {FB }}$ | $V_{\text {FB }}=1 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -20 |  | 20 | nA |
| BIAS Pin Current Consumption | $\mathrm{I}_{\text {BIAS }}$ | $\mathrm{V}_{\text {BIAS }}=3.3 \mathrm{~V}, \mathrm{f}_{\text {sw }}=2 \mathrm{MHz}$ |  | 9 |  | mA |
| Minimum On-Time | $\mathrm{t}_{\mathrm{ON}(\mathrm{MIN})}$ | SYNC/MODE $=2 \mathrm{~V}$ |  | 35 | 50 | ns |
| Minimum Off-Time | $\mathrm{t}_{\text {OFF(MIN) }}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 80 | 110 | ns |
| Oscillator Frequency | $\mathrm{f}_{\text {sw }}$ | $\mathrm{R}_{\mathrm{T}}=221 \mathrm{k}$ | 180 | 210 | 240 | kHz |
|  |  | $\mathrm{R}_{\mathrm{T}}=60.4 \mathrm{k}$ | 665 | 700 | 735 |  |
|  |  | $\mathrm{R}_{\mathrm{T}}=18.2 \mathrm{k}$ | 1.80 | 1.95 | 2.10 | MHz |
| Top Power NMOS OnResistance | $\mathrm{R}_{\text {TOP }}$ | $\mathrm{I}_{\mathrm{SW}}=1 \mathrm{~A}$ |  | 105 |  | $\mathrm{m} \Omega$ |
| Top Power NMOS Current Limit | $\mathrm{I}_{\text {Peak-limit }}$ |  | 6.2 | 8.2 | 9.9 | A |
| Bottom Power NMOS On-Resistance | $\mathrm{R}_{\text {вот }}$ | $\mathrm{V}_{\text {INTVCC }}=3.4 \mathrm{~V}, \mathrm{I}_{\text {SW }}=1 \mathrm{~A}$ |  | 55 |  | $\mathrm{m} \Omega$ |
| Bottom Power NMOS Current Limit | $\mathrm{I}_{\text {valley-limit }}$ | $\mathrm{V}_{\text {INTVCC }}=3.4 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 4.80 | 5.80 | 7.25 | A |
| SW Leakage Current | $\mathrm{I}_{\text {SW-LKG }}$ | $\mathrm{V}_{\text {IN }}=42 \mathrm{~V}, \mathrm{~V}_{\text {SW }}=0 \mathrm{~V}, 42 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -3 |  | 3 | $\mu \mathrm{A}$ |
| EN/UV Pin Threshold | $V_{\text {EN }}$ | EN/UV Rising | 0.95 | 1.01 | 1.07 | V |
|  |  | EN/UV Hysteresis |  | 45 |  | mV |

( $T_{J}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. All voltages are referenced to GND, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS/COMMENTS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EN/UV Pin Current | $\mathrm{I}_{\mathrm{EN}}$ | $V_{\text {En/UV }}=2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -20 |  | 20 | nA |
| PG Upper Threshold Offset from $\mathrm{V}_{\text {FB }}$ | PGH | $V_{\text {FB }}$ Falling | 5.00 | 7.50 | 10.25 | \% |
| PG Lower Threshold Offset from $V_{\text {FB }}$ | PGL | $V_{F B}$ Rising | -10.75 | -8.00 | -5.25 | \% |
| PG Hysteresis | PG ${ }_{\text {HYS }}$ |  |  | 0.4 |  | \% |
| PG Leakage | $\mathrm{I}_{\text {PG-LKG }}$ | $\mathrm{V}_{\mathrm{PG}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -40 |  | 40 | nA |
| PG Pull-Down Resistance | $\mathrm{R}_{\text {PG }}$ | $\mathrm{V}_{\mathrm{PG}}=0.1 \mathrm{~V}$ |  | 750 | 2000 | $\Omega$ |
| SYNC/MODE Threshold | $\mathrm{V}_{\text {SYNC/MOde }}$ | SYNC/MODE DC and Clock Low Level Voltage | 0.7 |  |  | V |
|  |  | SYNC/MODE Clock High Level Voltage |  |  | 1.5 |  |
|  |  | SYNC/MODE DC High Level Voltage | 2.2 | 2.6 | 2.9 |  |
| Spread Spectrum <br> Modulation Frequency <br> Range | $\Delta \mathrm{f}_{\text {SSFM }}$ | $\mathrm{R}_{\mathrm{T}}=60.4 \mathrm{k}, \mathrm{V}_{\text {SYNC }}=3.3 \mathrm{~V}$ |  | 22 |  | \% |
| Spread Spectrum Modulation Frequency | $\mathrm{f}_{\text {SSFM }}$ | $V_{\text {SYNC }}=3.3 \mathrm{~V}$ |  | 2.5 |  | kHz |
| TR/SS Source Current | $\mathrm{I}_{\text {ss }}$ |  | 1.3 | 2.0 | 2.7 | $\mu \mathrm{A}$ |
| TR/SS Pull-Down Resistance | Rss | Fault Condition, TR/SS $=0.1 \mathrm{~V}$ |  | 220 |  | $\Omega$ |

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.
Table 2. Absolute Maximum Ratings ${ }^{(1)}$

| PARAMETER | RATING |
| :--- | :--- |
| $\mathrm{V}_{\text {IN }}$, EN/UV | 65 V |
| PG | 42 V |
| BIAS | 25 V |
| FB, TR/SS | 4 V |
| SYNC/MODE Voltage | 6 V |
| Operating Junction Temperature Range ${ }^{(2)(4)}$ LT8641AR | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

1 Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, functional operation of the product at these or any other conditions above those
indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.
2 The LT8641AR is specified over the $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ operating junction temperature range. High junction temperatures degrade operating lifetimes; operating lifetime is derated for junction temperatures greater than $125^{\circ} \mathrm{C}$. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with the board layout, rated package thermal impedance, and other environmental factors.
The junction temperature ( $\mathrm{T}_{\mathrm{J}}$, in ${ }^{\circ} \mathrm{C}$ ) is calculated from the ambient temperature ( $\mathrm{T}_{\mathrm{A}}$, in ${ }^{\circ} \mathrm{C}$ ) and power dissipation (PD, in Watts) according to the formula:
$T_{J}=T_{A}+\left(P D \times \theta_{J A}\right)$
where $\theta_{\mathrm{JA}}$ (in ${ }^{\circ} \mathrm{C} / \mathrm{W}$ ) is the package thermal impedance.
3
$\theta$ values determined per JEDEC 51-7, 51-12. See the Applications Information section for information on improving the thermal resistance and for actual temperature measurements of a demo board in typical operating conditions.
4 This IC includes overtemperature protection intended to protect the device during overload conditions. Junction temperature exceeds $150^{\circ} \mathrm{C}$ when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature reduces lifetime.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 3. Pin Diagram

Table 3. Pin Descriptions

| PIN | NAME | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | BIAS | The internal regulator draws current from BIAS instead of $V_{\mathbb{I N}}$ when BIAS is tied to a voltage higher than 3.1 V . For output voltages of 3.3 V to 25 V , tie this pin to $\mathrm{V}_{\text {our }}$. If this pin is tied to a supply other than $\mathrm{V}_{\text {out }}$, use a $1 \mu \mathrm{~F}$ local bypass capacitor on this pin. If no supply is available, tie to GND. |
| 2 | INTV ${ }_{\text {cc }}$ | Internal 3.4V Regulator Bypass Pin. The internal power drivers and control circuits are powered from this voltage. $\mathrm{INTV}_{c c}$ maximum output current is 20 mA . Do not load the INTV $_{\text {cc }}$ pin with external circuitry. INTV ${ }_{c C}$ current is supplied from BIAS if BIAS > 3.1V, otherwise current is drawn from $\mathrm{V}_{\text {IN }}$. Voltage on $\mathrm{INTV}_{\text {cC }}$ varies between 2.8 V and 3.4 V when BIAS is between 3.0 V and 3.6 V . Decouple this pin to power ground with at least a $1 \mu \mathrm{~F}$ low ESR ceramic capacitor placed close to the IC. |
| 3 | BST | This pin is used to provide a drive voltage, higher than the input voltage, to the topside power switch. Place a $0.1 \mu \mathrm{~F}$ boost capacitor as close as possible to the IC. |
| 4 | $\mathrm{V}_{\text {IN1 }}$ | The LT8641A requires two $0.1 \mu \mathrm{~F}$ small input bypass capacitors. Place one $0.1 \mu \mathrm{~F}$ capacitor between $\mathrm{V}_{\mathbb{I N 1} 1}$ and GND1. Place a second $0.1 \mu \mathrm{~F}$ capacitor between $\mathrm{V}_{\mathrm{IN} 2}$ and GND2. Place these capacitors as close as possible to the LT8641A. Place a third larger capacitor of $2.2 \mu \mathrm{~F}$ or more close to the LT8641A with the positive terminal connected |


|  |  | to $\mathrm{V}_{\mathbb{N} 1}$ and $\mathrm{V}_{\mathbb{N} 2}$, and the negative terminal connected to ground. See the Applications Information section for sample layout. |
| :---: | :---: | :---: |
| 6,7 | GND1 | Power Switch Ground. These pins are the return path of the internal bottom side power switch and must be tied together. Place the negative terminal of the input capacitor as close to the GND1 pins as possible. Also be sure to tie GND1 to the ground plane. See the Applications Information section for sample layout. |
| 8,9 | SW | The SW pins are the outputs of the internal power switches. Tie these pins together and connect them to the inductor and boost capacitor. This node should be kept small on the PCB for good performance and low EMI. |
| 10, 11 | GND2 | Power Switch Ground. These pins are the return path of the internal bottom side power switch and must be tied together. Place the negative terminal of the input capacitor as close to the GND2 pins as possible. Also be sure to tie GND2 to the ground plane. See the Applications Information section for sample layout. |
| 13 | $\mathrm{V}_{\text {IN2 }}$ | The LT8641A requires two $0.1 \mu \mathrm{~F}$ small input bypass capacitors. Place one $0.1 \mu \mathrm{~F}$ capacitor between $\mathrm{V}_{\mathbb{I N 1} 1}$ and GND1. Place a second $0.1 \mu \mathrm{~F}$ capacitor between $\mathrm{V}_{\mathbb{N} 2}$ and GND2. Place these capacitors as close as possible to the LT8641A. Place a third larger capacitor of $2.2 \mu \mathrm{~F}$ or more close to the LT8641A with the positive terminal connected to $\mathrm{V}_{\mathbb{N} 1}$ and $\mathrm{V}_{\mathbb{N} 2}$, and the negative terminal connected to ground. See the Applications Information section for sample layout. |
| 14 | EN/UV | The LT8641A is shut down when this pin is low and active when this pin is high. The hysteretic threshold voltage is 1.01 V going up and 0.965 V going down. Tie to $\mathrm{V}_{\mathbb{I N}}$ if the shutdown feature is not used. An external resistor divider from $\mathrm{V}_{\text {IN }}$ can be used to program a $\mathrm{V}_{\text {IN }}$ threshold, below which the LT8641A enters shutdown. |
| 15 | RT | Tie a resistor between RT and ground to set the switching frequency. |
| 16 | TR/SS | Output Tracking and Soft-Start Pin. This pin allows user control of output voltage ramp rate during start-up. A TR/SS voltage below 0.81 V forces the LT8641A to regulate the FB pin to equal the $T R / S S$ pin voltage. When $T R / S S$ is above 0.81 V , the tracking function is disabled and the internal reference resumes control of the error amplifier. An internal $2 \mu \mathrm{~A}$ pull-up current from $\mathrm{INTV}_{\text {cC }}$ on this pin allows a capacitor to program output voltage slew rate. This pin is pulled to ground with an internal $200 \Omega$ MOSFET during shutdown and fault conditions; use a series resistor if driving from a low impedance output. This pin may be left floating if the tracking function is not needed. |
| 17 | SYNC/MODE | This pin programs four different operating modes: 1) Burst Mode. Tie this pin to ground for Burst Mode operation at low output loads. This results in ultralow quiescent current. 2) Pulse-skipping mode. Float this pin for pulse-skipping mode. This mode offers full frequency operation down to low output loads before pulse skipping occurs. When floating, pin leakage currents should be $<1 \mu \mathrm{~A}$. See the Block Diagram for internal pull-up and pull-down resistance. 3) Spread spectrum mode. Tie this pin high to INTV $_{\text {cc }}$ $(\sim 3.4 \mathrm{~V})$ or an external supply of 3 V to 4 V for pulse-skipping mode with spread spectrum modulation. 4) Synchronization mode. Drive this pin with a clock source to synchronize to an external frequency. During synchronization, the part operates in pulse-skipping mode. |
| 18 | GND | LT8641A Ground Pin. Connect this pin to system ground and to the ground plane. |


| 19 | PG | The PG pin is the open-drain output of an internal comparator. PG remains low until <br> the FB pin is within $\pm 8 \%$ of the final regulation voltage, and there are no fault <br> conditions. PG is valid when $V_{\text {IN }}$ is above 3 V , regardless of EN/UV pin state. |
| :--- | :--- | :--- |
| 20 | FB | The LT8641A regulates the FB pin to 0.81 V . Connect the feedback resistor divider tap to <br> this pin. Also, connect a phase lead capacitor between FB and $\mathrm{V}_{\text {out. }}$. Typically, this <br> capacitor is 4.7pF to 22pF. |
| Exposed <br> Pad Pin <br> 21 | SW | Connect and solder the exposed pads to the SW trace for good thermal performance. If <br> necessary, due to manufacturing limitations, pins 21 and 22 may be left disconnected. <br> However, thermal performance is degraded. |
|  | Corner Pins | These pins are for mechanical support only and can be tied anywhere on the PCB, <br> typically ground. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. $12 V_{I N}$ to $5 V_{\text {OUT }}$ Efficiency vs. Frequency


Figure 6. Efficiency at $\mathbf{5 V}_{\text {out }}$


Figure 8. Efficiency at $\mathbf{5 V}{ }_{\text {out }}$


Figure 5. 12V $V_{\text {IN }}$ to $3.3 V_{\text {OUT }}$ Efficiency vs. Frequency


Figure 7. Efficiency at 3.3V ${ }_{\text {out }}$


Figure 9. Efficiency at 3.3V $V_{\text {out }}$


Figure 10. Efficiency vs. Frequency


Figure 12. Reference Voltage


Figure 14. Load Regulation


Figure 11. Burst Mode Operation Efficiency vs. Inductor Value


Figure 13. EN Pin Thresholds


Figure 15. Line Regulation


Figure 16. No-Load Supply Current


Figure 18. Top FET Current Limit


Figure 20. Switch Drop


Figure 17. Top FET Current Limit vs. Duty Cycle


Figure 19. Switch Drop


Figure 21. Minimum On-Time


Figure 22. Dropout Voltage


Figure 24. Burst Frequency


Figure 26. Frequency Foldback


Figure 23. Switching Frequency


Figure 25. Minimum Load to Full Frequency (Pulse-Skipping Mode)


Figure 27. Soft-Start Tracking


Figure 28. Soft-Start Current


Figure 30. PG Low Thresholds


Figure 32. VIN $_{\text {UV }}$ UVO


Figure 29. PG High Thresholds


Figure 31. RT Programmed Switching Frequency


Figure 33. Bias Pin Current


Figure 34．Bias Pin Current


Figure 36．Case Temperature Rise vs．5A Pulsed Load


Figure 38．Switching Waveforms，Burst Mode Operation


Figure 35．Case Temperature Rise


500ns／DIV
FRONT PAGE APPLICATION
$12 V_{\text {IN }}$ TO 5V
ह⿵人一⿰⺝刂
Figure 37．Switching Waveforms，Full Frequency Continuous Operation


500ns／DIV
FRONT PAGE APPLICATION
$48 V_{\text {IN }}$ TO $5 V_{\text {OUT }}$ AT 1 A
Figure 39．Switching Waveforms


Figure 40. Transient Response; Load Current Stepped from 1A to 2A

\%
Figure 42. Start-Up Dropout Performance


EVAL-LT8641A-AZ DEMO BOARD
(WITH EMI FILTER INSTALLED)
14 V INPUT TO 5 V OUTPUT AT $3.5 \mathrm{~A}, \mathrm{f}_{\mathrm{SW}}=2 \mathrm{MHz}$ 娄
Figure 44. Conducted EMI Performance


Figure 41. Transient Response; Load Current Stepped from 300mA (Burst Mode Operation) to 1.3A


Figure 43. Start-Up Dropout Performance


EVAL-LT8641A-AZ DEMO BOARD
(WITH EMI FILTER INSTALLED)
14 V INPUT TO 5 V OUTPUT AT $3.5 \mathrm{~A}, \mathrm{f}_{\mathrm{SW}}=2 \mathrm{MHz}$
Figure 45. Radiated EMI Performance (CISPR25 Radiated Emission Test with Class 5 Peak Limits)

## BLOCK DIAGRAM



## THEORY OF OPERATION

The LT8641A is a monolithic, constant frequency, current mode step-down DC/DC converter. An oscillator, with frequency set using a resistor on the RT pin, turns on the internal top power switch at the beginning of each clock cycle. Current in the inductor then increases until the top switch current comparator trips and turns off the top power switch. The peak inductor current at which the top switch turns off is controlled by the voltage on the internal VC node. The error amplifier servos the VC node by comparing the voltage on the VFB pin with an internal 0.81 V reference. When the load current increases, it causes a reduction in the feedback voltage relative to the reference leading the error amplifier to raise the VC voltage until the average inductor current matches the new load current. When the top power switch turns off, the synchronous power switch turns on until the next clock cycle begins or inductor current falls to zero. If overload conditions result in more than 5.8 A flowing through the bottom switch, the next clock cycle is delayed until switch current returns to a safe level.

If the $\mathrm{EN} / \mathrm{UV}$ pin is low, the LT8641A is shut down and draws $0.75 \mu \mathrm{~A}$ from the input. When the $\mathrm{EN} / \mathrm{UV}$ pin is above 1.01 V , the switching regulator becomes active.

To optimize efficiency at light loads, the LT8641A operates in Burst Mode operation in light load situations. Between bursts, all circuitry associated with controlling the output switch is shut down, reducing the input supply current to $1.7 \mu \mathrm{~A}$. In a typical application, $2.5 \mu \mathrm{~A}$ is consumed from the input supply when regulating with no load. The SYNC/MODE pin is tied low to use Burst Mode operation and can be floated to use pulse-skipping mode. If a clock is applied to the SYNC/MODE pin, the part synchronizes to an external clock frequency and operates in pulse-skipping mode. While in pulse-skipping mode, the oscillator operates continuously, and positive SW transitions are aligned to the clock. During light loads, switch pulses are skipped to regulate the output and the quiescent current becomes
several hundred $\mu \mathrm{A}$. The SYNC/MODE pin may be tied high for pulse-skipping mode with spread spectrum modulation.

To improve EMI, the LT8641A can operate in spread spectrum mode. This feature varies the clock with a triangular frequency modulation of approximately $+20 \%$. For example, if the LT8641A's frequency is programmed to switch at 2 MHz , spread spectrum mode modulates the oscillator between 2 MHz and 2.4 MHz .

To improve efficiency across all loads, source the supply current to internal circuitry from the BIAS pin when biased at 3.1 V or above. Else, the internal circuitry draws current from $\mathrm{V}_{\mathbb{N}}$. Connect the BIAS pin to $\mathrm{V}_{\text {out }}$ if the LT8641A output is programmed at 3.3 V to 25 V .

Comparators monitoring the FB pin voltage pull the PG pin low if the output voltage varies more than $\pm 8 \%$ (typical) from the set point, or if a fault condition is present.

The oscillator reduces the LT8641A's operating frequency when the voltage at the FB pin is low. This frequency foldback helps to control the inductor current when the output voltage is lower than the programmed value that occurs during start-up or overcurrent conditions. When a clock is applied to the SYNC/MODE pin, the SYNC/MODE pin is floated, or held DC high, the frequency foldback is disabled, and the switching frequency slows down only during overcurrent conditions.

## APPLICATIONS INFORMATION

## Low EMI PCB Layout

The LT8641A is specifically designed to minimize EMI emissions and also to maximize efficiency when switching at high frequencies. For optimal performance, the LT8641A requires the use of multiple $\mathrm{V}_{\text {IN }}$ bypass capacitors.

Place two small $1 \mu \mathrm{~F}$ capacitors as close as possible to the LT8641A: Tie one capacitor to $\mathrm{V}_{\mathrm{IN1}_{1} / G N D 1 \text {; tie }}$ a second capacitor to $\mathrm{V}_{\mathrm{IN} 2} / G N D 2$. Place a third capacitor with a larger value, $2.2 \mu \mathrm{~F}$ or higher, near $\mathrm{V}_{\mathbb{N} 1}$ or $\mathrm{V}_{\mathbb{I N 2} 2}$.

See Figure 46 for a recommended PCB layout. For more detail and PCB design files, refer to the LT8641A demo board guide.


〇ground via $\bigotimes v_{\text {IN }}$ VIA $\bigoplus v_{\text {out VIA }}$ © other signal vias
Figure 46. Recommended PCB Layout for the LT8641A
Note that large, switched currents flow in the LT8641A VIN1, VIN2, GND1, and GND2 pins, and the input capacitors (CIN1, CIN2). The loops formed by the input capacitors should be as small as possible by placing the capacitors adjacent to the VIN1/2 and GND1/2 pins. Capacitors with small case size such as 0603 are optimal due to lowest parasitic inductance.

Place the input capacitors, along with the inductor and output capacitors, on the same side of the circuit board, and connect these on that layer. Place a local, unbroken ground plane under the application circuit on the layer closest
to the surface layer. The SW and BOOST nodes should be as small as possible. Finally, keep the FB and RT nodes small so that the ground traces shield them from the SW and BOOST nodes. Solder the exposed pad on the bottom of the package to SW to reduce thermal resistance to ambient. To keep thermal resistance low, extend the ground plane from GND1 and GND2 as much as possible, and add thermal vias to additional ground planes within the circuit board and on the bottom side.

## Achieving Ultralow Quiescent Current

To enhance efficiency at light loads, the LT8641A operates in low ripple Burst Mode operation, which keeps the output capacitor charged to the desired output voltage while minimizing the input quiescent current and minimizing output voltage ripple. In Burst Mode operation, the LT8641A delivers single small pulses of current to the output capacitor followed by sleep periods where the output power is supplied by the output capacitor. While in sleep mode, the LT8641A consumes $1.7 \mu \mathrm{~A}$.

As the output load decreases, the frequency of single current pulses decreases (see Figure 47 ) and the percentage of time the LT8641A is in sleep mode increases, resulting in much higher light load efficiency than for typical converters. By maximizing the time between pulses, the converter quiescent current approaches $2.5 \mu \mathrm{~A}$ for a typical application when there is no output load. Therefore, to optimize the quiescent current performance at light loads, the current in the feedback resistor divider must be minimized as it appears to the output as load current.

To achieve higher light load efficiency, more energy must be delivered to the output during the single small pulses in Burst Mode operation such that the LT8641A can stay in sleep mode longer between each pulse. This can be achieved using a larger value inductor (i.e., $4.7 \mu \mathrm{H}$ ), and should be considered independent of switching frequency when choosing an inductor. For example, while a lower inductor value is typically used for a high switching frequency application, if high light load efficiency is desired, choose a higher inductor value. See the curve in Typical Performance Characteristics.

While in Burst Mode operation, the current limit of the top switch is approximately 950 mA (see Figure 48), resulting in low output voltage ripple. Increasing the output capacitance decreases output ripple proportionally. As load ramps upward from zero, the switching frequency increases, but only up to the switching frequency programmed by the resistor at the RT pin, as shown in Figure 47. The output load at which the LT8641A reaches the programmed frequency varies based on input voltage, output voltage, and inductor choice.

(47a)

(47b)
Figure 47. SW Frequency vs Load Information in Burst Mode Operation (47a) and Pulse-Skipping Mode (47b)


Figure 48. Burst Mode Operation
For some applications, it is desirable for the LT8641A to operate in pulse-skipping mode, offering two major differences from Burst Mode operation. First is the clock stays awake at all times and all switching cycles are aligned to the clock. In this mode, much of the internal circuitry is awake at all times, increasing quiescent current to several hundred $\mu \mathrm{A}$. Second is that full switching frequency is reached at lower output load than in Burst Mode operation (see Figure 47). To enable pulse-skipping mode, float the SYNC/MODE pin. When a clock is applied to the SYNC/MODE pin, the LT8641A also operates in pulse-skipping mode.

## FB Resistor Network

The output voltage is programmed with a resistor divider between the output and the FB pin. Choose the resistor values according to Equation 1.

$$
\begin{equation*}
\mathrm{R} 1=\mathrm{R} 2\left(\frac{\mathrm{~V}_{\mathrm{OUT}}}{0.81 \mathrm{~V}}-1\right) \tag{1}
\end{equation*}
$$

Reference designators refer to the Block Diagram. 1\% resistors are recommended to maintain output voltage accuracy.

For low input quiescent current and good light-load efficiency, use large resistor values for the FB resistor divider. The current flowing in the divider acts as a load current, and increases the no-load input current to the converter, which is approximately given by Equation 2.

$$
\begin{equation*}
\mathrm{I}_{\mathrm{Q}}=1.7 \mu \mathrm{~A}+\left(\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{R} 1+\mathrm{R} 2}\right)\left(\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}\right)\left(\frac{1}{\mathrm{n}}\right) \tag{2}
\end{equation*}
$$

where $1.7 \mu \mathrm{~A}$ is the quiescent current of the LT8641A and the second term is the current in the feedback divider reflected to the input of the buck operating at its light load efficiency " $n$ ". For a 3.3 V application with $\mathrm{R} 1=1 \mathrm{M}$ and R2 $=324 \mathrm{k}$, the feedback divider draws $2.5 \mu \mathrm{~A}$. With $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$ and $\mathrm{n}=85 \%$, this adds $0.8 \mu \mathrm{~A}$ to the $1.7 \mu \mathrm{~A}$ quiescent current, resulting in $2.5 \mu \mathrm{~A}$ no-load current from the 12 V supply. Note that Equation 2 implies that the no-load current is a function of $\mathrm{V}_{\mathrm{IN}}$; this is plotted in the section.

When using large FB resistors, connect a 4.7 pF to 22 pF phase-lead capacitor from $\mathrm{V}_{\text {Out }}$ to FB .

## Setting the Switching Frequency

The LT8641A uses a constant frequency PWM architecture that can be programmed to switch from 200 kHz to 3 MHz by using a resistor tied from the RT pin to ground. Table 4 shows the necessary $R_{T}$ value for a desired switching frequency.

Calculate the $\mathrm{R}_{\mathrm{T}}$ resistor required for a desired switching frequency using:

$$
\begin{equation*}
\mathrm{R}_{\mathrm{T}}=\frac{46.5}{\mathrm{f}_{\mathrm{SW}}}-5.2 \tag{3}
\end{equation*}
$$

where $R_{T}$ is in $k \Omega$ and $f_{S W}$ is the desired switching frequency in MHz .
Table 4. SW Frequency vs $R_{T}$ Value

| $\mathbf{f}_{\mathbf{S W}}(\mathbf{M H z})$ | $\mathbf{R}_{\mathbf{T}} \mathbf{( k \mathbf { \Omega } )}$ |
| :---: | :---: |
| 0.2 | 232 |
| 0.3 | 150 |
| 0.4 | 110 |
| 0.5 | 88.7 |
| 0.6 | 71.5 |
| 0.7 | 60.4 |
| 0.8 | 52.3 |
| 1.0 | 41.2 |
| 1.2 | 33.2 |
| 1.4 | 28.0 |
| 1.6 | 23.7 |
| 1.8 | 20.5 |
| 2.0 | 18.2 |
| 2.2 | 15.8 |
| 3.0 | 10.7 |

## Operating Frequency Selection and Trade-Offs

Selection of the operating frequency is a trade-off between efficiency, component size, and input voltage range. The advantage of high frequency operation is that smaller inductor and capacitor values may be used. The disadvantages are lower efficiency and a smaller input voltage range.

Calculate the highest switching frequency $\left(\mathrm{f}_{\text {SW(MAX) }}\right)$ for a given application as follows:

$$
\begin{equation*}
\mathrm{f}_{\mathrm{SW}(\mathrm{MAX})}=\frac{\mathrm{V}_{\mathrm{OUT}}+\mathrm{V}_{\mathrm{SW}(\mathrm{BOT})}}{\mathrm{t}_{\mathrm{ON}(\mathrm{MIN})}\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{SW}(\text { TOP })}+\mathrm{V}_{\mathrm{SW}(\mathrm{BOT})}\right.} \tag{4}
\end{equation*}
$$

where $\mathrm{V}_{\text {IN }}$ is the typical input voltage, $\mathrm{V}_{\text {OUT }}$ is the output voltage, $\mathrm{V}_{\text {SW(TTOP) }}$ and $\mathrm{V}_{\text {SW(BOT) }}$ are the internal switch drops $\left(\sim 0.4 \mathrm{~V}, \sim 0.2 \mathrm{~V}\right.$, respectively at maximum load), and $\mathrm{t}_{\mathrm{ON}(M I N)}$ is the minimum top switch on-time (see the Specifications). This equation shows that a slower switching frequency is necessary to accommodate a high $\mathrm{V}_{\mathbb{I}} / \mathrm{V}_{\text {OUT }}$ ratio.

For transient operation, $\mathrm{V}_{\text {IN }}$ may go as high as the absolute maximum rating of 65 V regardless of the $\mathrm{R}_{\mathrm{T}}$ value, however the LT8641A reduces switching frequency as necessary to maintain control of inductor current to assure safe operation.
 $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the top switch. In this mode, the LT8641A skips switch cycles, resulting in a lower switching frequency than programmed by RT.

For applications that cannot allow deviation from the programmed switching frequency at low $\mathrm{V}_{\text {IN }} / \mathrm{V}_{\text {OUT }}$ ratios, use the following formula to set switching frequency:

$$
\begin{equation*}
\mathrm{V}_{\mathrm{IN}(\mathrm{MIN})}=\frac{\mathrm{V}_{\mathrm{OUT}}+\mathrm{V}_{\mathrm{SW}(\mathrm{BOT})}}{1-\mathrm{f}_{\mathrm{SW}} \times \mathrm{t}_{\mathrm{OFF}(\mathrm{MIN})}}-\mathrm{V}_{\mathrm{SW}(\mathrm{BOT})}+\mathrm{V}_{\mathrm{SW}(\mathrm{TOP})} \tag{5}
\end{equation*}
$$

where $\mathrm{V}_{I N(M I)}$ is the minimum input voltage without skipped cycles, $\mathrm{V}_{\text {OUT }}$ is the output voltage, $\mathrm{V}_{\text {SW(TTP) }}$ and $\mathrm{V}_{\text {SW(BOT) }}$ are the internal switch drops ( $\sim 0.4 \mathrm{~V}, \sim 0.2 \mathrm{~V}$, respectively at maximum load), $\mathrm{f}_{\mathrm{Sw}}$ is the switching frequency (set by RT), and $\mathrm{t}_{\text {off(MIN) }}$ is the minimum switch off-time. Note that higher switching frequency increases the minimum input voltage, below which cycles are dropped to achieve higher duty cycle.

## Inductor Selection and Maximum Output Current

The LT8641A is designed to minimize solution size by allowing the inductor to be chosen based on the output load requirements of the application. During overload or short-circuit conditions, the LT8641A safely tolerates operation with a saturated inductor due to the use of a high-speed peak-current mode architecture.

A good first choice for the inductor value is:

$$
\begin{equation*}
\mathrm{L}=\frac{\mathrm{v}_{\mathrm{ouT}}+\mathrm{v}_{\mathrm{SW}(\mathrm{BOT})}}{\mathrm{f}_{\mathrm{SW}}} \tag{6}
\end{equation*}
$$

where $\mathrm{f}_{\text {sw }}$ is the switching frequency in $\mathrm{MHz}, \mathrm{V}_{\text {out }}$ is the output voltage, $\mathrm{V}_{\text {SW(BOT) }}$ is the bottom switch drop ( $\sim 0.15 \mathrm{~V}$ ), and $L$ is the inductor value in $\mu \mathrm{H}$.

To avoid overheating and poor efficiency, choose an inductor with an RMS current rating greater than the maximum expected output load of the application. In addition, the saturation current (typically labeled $\mathrm{I}_{\text {SAT }}$ ) rating of the inductor must be higher than the load current plus $1 / 2$ of the inductor ripple current:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{L}(\text { PEAK })}=\mathrm{I}_{\mathrm{LOAD}(\mathrm{MAX})}+\frac{1}{2} \Delta \mathrm{I}_{\mathrm{L}} \tag{7}
\end{equation*}
$$

where $\Delta \mathrm{I}_{\mathrm{L}}$ is the inductor ripple current as calculated in Equation 9 and $\mathrm{I}_{\text {LOAD(MAX) }}$ is the maximum output load for a given application.

As a quick example, an application requiring 2 A output should use an inductor with an RMS rating of greater than 2 A and an $I_{\text {SAT }}$ of greater than $3 A$. During long duration overload or short-circuit conditions, the inductor RMS rating requirement is greater to avoid overheating of the inductor. To keep the efficiency high, the series resistance (DCR) should be less than $0.04 \Omega$, and the core material should be intended for high frequency applications.

The LT8641A limits the peak switch current to protect the switches and the system from overload faults. The top switch current limit ( $\mathrm{I}_{\text {LIM }}$ ) is 8.2 A at low duty cycles and decreases linearly to 6.4 A at $\mathrm{DC}=0.8$. The inductor value must then be sufficient to supply the desired maximum output current (lout(max)), which is a function of the switch current limit (lıім) and the ripple current.

$$
\begin{equation*}
\mathrm{I}_{\mathrm{OUT}(\mathrm{MAX})}=\mathrm{I}_{\mathrm{LIM}}-\frac{\Delta \mathrm{I}_{\mathrm{L}}}{2} \tag{8}
\end{equation*}
$$

Calculate the peak-to-peak ripple current in the inductor as follows:

$$
\begin{equation*}
\Delta \mathrm{I}_{\mathrm{L}}=\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{L} \times \mathrm{f}_{\text {SW }}} \times\left(1-\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\mathrm{IN}(\mathrm{MAX})}}\right) \tag{9}
\end{equation*}
$$

where $f_{s w}$ is the switching frequency of the LT8641A, and $L$ is the value of the inductor. Therefore, the maximum output current that the LT8641A delivers depends on the switch current limit, inductor value, and input and output voltages. The inductor value may have to be increased if the inductor ripple current does not allow sufficient maximum output current ( $I_{\text {OUT(MAX) }}$ ), given the switching frequency, and maximum input voltage used in the desired application.

To achieve higher light load efficiency, more energy must be delivered to the output during the single small pulses in Burst Mode operation such that the LT8641A can stay in sleep mode longer between each pulse. This can be achieved using a larger value inductor (i.e., $4.7 \mu \mathrm{H}$ ), and should be considered independent of switching frequency when choosing an inductor. For example, while a lower inductor value is typically used for a high switching frequency application, if high light load efficiency is desired, choose a higher inductor value. See the curve in Typical Performance Characteristics.

The optimum inductor for a given application may differ from the one indicated by this design guide. A larger value inductor provides a higher maximum load current and reduces the output voltage ripple. For applications requiring smaller load currents, the value of the inductor may be lower and the LT8641A may operate with higher ripple current. This allows use of a physically smaller inductor, or one with a lower DCR, resulting in higher efficiency. Be aware that low inductance may result in discontinuous mode operation, which further reduces maximum load current.

For more information about maximum output current and discontinuous operation, see Application Note 44.
For duty cycles greater than $50 \%\left(\mathrm{~V}_{\text {OUT }} / \mathrm{V}_{\text {IN }}>0.5\right)$, a minimum inductance is required to avoid subharmonic oscillation (see Equation 10). See Application Note 19 for more details.

$$
\begin{equation*}
\mathrm{L}_{\mathrm{MIN}}=\frac{\mathrm{V}_{\mathrm{IN}} \times(2 \times \mathrm{DC}-1)}{2.5 \times \mathrm{f}_{\mathrm{SW}}} \tag{10}
\end{equation*}
$$

where $D C$ is the duty cycle ratio $\left(V_{\text {OUT }} / V_{\text {IN }}\right)$ and $f_{\text {SW }}$ is the switching frequency.

## Input Capacitors

The $\mathrm{V}_{\text {IN }}$ of the LT8641A should be bypassed with at least three ceramic capacitors for best performance. Place two small ceramic capacitors of $0.1 \mu \mathrm{~F}$ close to the part; one at the $\mathrm{V}_{\mathrm{IN1}^{2}} / \mathrm{GND} 1$ pins and a second at $\mathrm{V}_{\mathrm{IN}_{2}} / \mathrm{GND2}$ pins. These capacitors should be 0402 or 0603 in size. For automotive applications requiring two series input capacitors, place two small 0402 or 0603 at each side of the LT8641A near the $\mathrm{V}_{\mathbb{N N}} / G N D 1$ and $\mathrm{V}_{\mathbb{N N}_{2}} / \mathrm{GND2}$ pins.

Place a third, larger ceramic capacitor of $2.2 \mu \mathrm{~F}$ or larger close to $\mathrm{V}_{\mathbb{N} 1}$ or $\mathrm{V}_{\mathbb{N} 2}$. See the Low EMI PCB Layout section for more details. X7R or X5R capacitors are recommended for best performance across temperature and input voltage variations.

Note that larger input capacitance is required when a lower switching frequency is used. If the input power source has high impedance, or there is significant inductance due to long wires or cables, additional bulk capacitance may be necessary. This can be provided with a low performance electrolytic capacitor.

A ceramic input capacitor combined with trace or cable inductance forms a high quality (under damped) tank circuit. If the LT8641A circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the LT8641A's voltage rating. This situation is easily avoided (see Application Note 88).

## Output Capacitor and Output Ripple

The output capacitor has two essential functions. Along with the inductor, it filters the square wave generated by the LT8641A to produce the DC output. In this role, it determines the output ripple, thus low impedance at the switching frequency is important. The second function is to store energy to satisfy transient loads and stabilize the LT8641A's control loop. Ceramic capacitors have very low equivalent series resistance (ESR) and provide the best ripple performance. For good starting values, see the Typical Applications Circuits section.

Use X5R or X7R types for low output ripple and good transient response. Transient performance can be improved with a higher value output capacitor and the addition of a feedforward capacitor placed between $V_{\text {out }}$ and FB. Increasing the output capacitance also decreases the output voltage ripple. A lower value of output capacitor can be used to save space and cost, but transient performance suffers and may cause loop instability. See the Typical Applications Circuits section for suggested capacitor values.

When choosing a capacitor, pay special attention to the data sheet to calculate the effective capacitance under the relevant operating conditions of voltage bias and temperature. A physically larger capacitor or one with a higher voltage rating may be required.

## Ceramic Capacitors

Ceramic capacitors are small, robust, and have very low ESR. However, ceramic capacitors can cause problems when used with the LT8641A due to their piezoelectric nature. When in Burst Mode operation, the LT8641A's switching frequency depends on the load current, and at very light loads, the LT8641A can excite the ceramic capacitor at audio frequencies, generating audible noise. Since the LT8641A operates at a lower current limit during Burst Mode operation, the noise is typically very quiet to a casual ear. If this is unacceptable, use a high performance tantalum or electrolytic capacitor at the output. Low noise ceramic capacitors are also available.

A final precaution regarding ceramic capacitors concerns the maximum input voltage rating of the LT8641A. As previously mentioned, a ceramic input capacitor combined with trace or cable inductance forms a high quality (underdamped) tank circuit. If the LT8641A circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the LT8641A's rating. This situation is easily avoided (see Application Note 88).

## Enable Pin

The LT8641A is in shutdown when the EN pin is low and active when the pin is high. The rising threshold of the EN comparator is 1.01 V , with 45 mV of hysteresis. The EN pin can be tied to $\mathrm{V}_{\text {IN }}$ if the shutdown feature is not used, or tied to a logic level if shutdown control is required.

Adding a resistor divider from $\mathrm{V}_{\text {IN }}$ to EN programs the LT8641A to regulate the output only when $\mathrm{V}_{\mathbb{I}}$ is above a desired voltage (see the Block Diagram). Typically, this threshold, $\mathrm{V}_{\mathbb{I N ( E N )}}$, is used in situations where the input supply is current limited, or has a relatively high source resistance. A switching regulator draws constant power from the source. So, source current increases as source voltage drops. This looks like a negative resistance load to the source and can cause the source to current limit or latch low under low source voltage conditions. The $\mathrm{V}_{\mathbb{I N ( E N )}}$ threshold prevents the regulator from operating at source voltages where the problems might occur. Adjust this threshold by setting the values R3 and R4 such that they satisfy the following equation:

$$
\begin{equation*}
V_{\mathrm{IN}(\mathrm{EN})}=\left(\frac{\mathrm{R} 3}{\mathrm{R} 4}+1\right) \times 1.01 \mathrm{~V} \tag{11}
\end{equation*}
$$

where the LT8641A remains off until $\mathrm{V}_{\mathbb{I N}}$ is above $\mathrm{V}_{\mathbb{I N ( E N )}}$. Due to the comparator's hysteresis, switching does not stop until the input falls slightly below $\mathrm{V}_{\text {INEN }}$.

When operating in Burst Mode operation for light load currents, the current through the $\mathrm{V}_{\mathbb{I N E N N}}$ resistor network can easily be greater than the supply current consumed by the LT8641A. Therefore, the $\mathrm{V}_{\mathbb{( N ( E N )}}$ resistors should be large to minimize their effect on efficiency at low loads.

## INTV ${ }_{\text {cc }}$ Regulator

An internal low dropout (LDO) regulator produces the 3.4 V supply from $\mathrm{V}_{\mathrm{IN}}$ that powers the drivers and the internal bias circuitry. The INTV ${ }_{c C}$ can supply enough current for the LT8641A's circuitry and must be bypassed to ground with a minimum of $1 \mu \mathrm{~F}$ ceramic capacitor. Good bypassing is necessary to supply the high transient currents required by the power MOSFET gate drivers. To improve efficiency, the internal LDO can also draw current from the BIAS pin when the BIAS pin is at 3.1V or higher. Typically, the BIAS pin can be tied to the output of the LT8641A or to an external supply of 3.3 V or above. If BIAS is connected to a supply other than $\mathrm{V}_{\text {out }}$, be sure to bypass with a local ceramic capacitor. If the BIAS pin is below 3.0 V , the internal LDO consumes current from $\mathrm{V}_{\mathbb{I N}}$. Applications with high input voltage and high switching frequency, where the internal LDO pulls current from $\mathrm{V}_{\mathbb{I}}$, increase die temperature because of the higher power dissipation across the LDO. Do not connect an external load to the INTV ${ }_{c c}$ pin.

## Output Voltage Tracking and Soft-Start

The LT8641A allows the user to program its output voltage ramp rate with the TR/SS pin. An internal $2 \mu A$ pulls up the $T R / S S$ pin to $I N T V_{c c}$. Putting an external capacitor on TR/SS enables soft starting the output to prevent current surge on the input supply. During the soft-start ramp, the output voltage proportionally tracks the TR/SS pin voltage. For output tracking applications, TR/SS can be externally driven by another voltage source. From 0 V to 0.81 V , the $\operatorname{TR} / \mathrm{SS}$ voltage overrides the internal 0.81 V reference input to the error amplifier, thus regulating the FB pin voltage to that of the TR/SS pin. When TR/SS is above 0.81 V , tracking is disabled, and the feedback voltage regulates to the internal reference voltage. The TR/SS pin may be left floating if the function is not needed.

An active pull-down circuit is connected to the TR/SS pin, which discharges the external soft-start capacitor in the case of fault conditions and restarts the ramp when the faults are cleared. Fault conditions that clear the soft-start capacitor are the EN/UV pin transitioning low, $\mathrm{V}_{\mathrm{IN}}$ voltage falling too low, or thermal shutdown.

## Output Power Good

When the LT8641A's output voltage is within the $\pm 8 \%$ window of the regulation point, the output voltage is considered good and the open-drain PG pin goes high impedance and is typically pulled high with an external resistor. Otherwise, the internal pull-down device pulls the PG pin low. To prevent glitching both the upper and lower thresholds, include $0.4 \%$ of hysteresis.

The PG pin is also actively pulled low during several fault conditions: EN/UV pin is below $1 V$, $\mathrm{INTV}_{\text {cc }}$ has fallen too low, $\mathrm{V}_{\text {IN }}$ is too low, or thermal shutdown.

## Synchronization and Spread Spectrum

To select low ripple Burst Mode operation, tie the SYNC pin below 0.4 V (this can be ground or a logic low output). To synchronize the LT8641A oscillator to an external frequency, connect a square wave (with $20 \%$ to $80 \%$ duty cycle) to the SYNC pin. The square wave amplitude should have valleys below 0.4 V and peaks above 1.5 V (up to 6 V ).

The LT8641A does not enter Burst Mode operation at low output loads while synchronized to an external clock, but instead pulse skips to maintain regulation. The LT8641A may be synchronized over a 200 kHz to 3 MHz range. Choose the $R_{T}$ resistor to set the LT8641A switching frequency equal to or below the lowest synchronization input. For example, if the synchronization signal is 500 kHz and higher, select the $R_{T}$ for 500 kHz . The slope compensation is set by the $R_{T}$ value, while the minimum slope compensation required to avoid subharmonic oscillations is established by the inductor size, input voltage, and output voltage. Since the synchronization frequency does not change the slopes of the inductor current waveform, if the inductor is large enough to avoid subharmonic oscillations at the frequency set by $R_{T}$, then the slope compensation is sufficient for all synchronization frequencies.

For some applications, it is desirable for the LT8641A to operate in pulse-skipping mode, offering two major differences from Burst Mode operation. First is the clock stays awake at all times and all switching cycles are aligned to the clock. Second is that full switching frequency is reached at lower output load than in Burst Mode operation. These two differences come at the expense of increased quiescent current. To enable pulse-skipping mode, the SYNC pin is floated. Leakage current on this pin should be $<1 \mu$ A. See the Block Diagram for internal pull-up and pull-down resistance.

The LT8641A features spread spectrum operation to further reduce EMI emissions. To enable spread spectrum operation, tie the SYNC/MODE pin high either to $\operatorname{INTV}_{\text {cc }}(\sim 3.4 \mathrm{~V})$ or an external supply of 3 V to 4 V . In this mode, triangular frequency modulation is used to vary the switching frequency between the value programmed by RT to approximately $20 \%$ higher than that value. The modulation frequency is approximately 3 kHz . For example, when the LT8641A is programmed to 2 MHz , the frequency varies from 2 MHz to 2.4 MHz at a 3 kHz rate. When spread spectrum operation is selected, Burst Mode operation is disabled, and the part runs in pulse-skipping mode.

The LT8641A does not operate in forced continuous mode regardless of SYNC signal.

## Shorted and Reversed Input Protection

The LT8641A tolerates a shorted output. Several features are used for protection during output short-circuit and brownout conditions. The first is the switching frequency is folded back while the output is lower than the set point to maintain inductor current control. Second, the bottom switch current is monitored such that if inductor current is beyond safe levels, switching of the top switch is delayed until such time as the inductor current falls to safe levels.

Frequency foldback behavior depends on the state of the SYNC pin: if the SYNC pin is low the switching frequency slows while the output voltage is lower than the programmed level. If the SYNC pin is connected to a clock source, floated, or tied high, the LT8641A stays at the programmed frequency without foldback and only slow switching if the inductor current exceeds safe levels.

There is another situation to consider in systems where the output is held high when the input to the LT8641A is absent. This may occur in battery charging applications or in battery-backup systems where a battery or some other supply is diode ORed with the LT8641A's output. If the $\mathrm{V}_{\mathrm{IN}}$ pin is allowed to float and the EN pin is held high (either by a logic signal or because it is tied to $V_{I N}$ ), then the LT8641A's internal circuitry pulls its quiescent current through its SW pin. This is acceptable if the system can tolerate several $\mu \mathrm{A}$ in this state. If the EN pin is grounded, the SW pin current drops to near $0.75 \mu \mathrm{~A}$. However, if the $\mathrm{V}_{\mathrm{IN}}$ pin is grounded while the output is held high, regardless of EN, parasitic body diodes inside the LT8641A can pull current from the output through the SW pin and the $V_{\text {IN }}$ pin, which may damage the IC. Figure 49 shows a connection of the $V_{I N}$ and EN/UV pins that allows the LT8641A to run only when the input voltage is present and that protects against a shorted or reversed input.


Figure 49. Reverse $V_{I N}$ Protection

## Thermal Considerations and Peak Output Current

For higher ambient temperatures, ensure care in the layout of the PCB for good heat sinking of the LT8641A. Solder the ground pins on the bottom of the package to a ground plane. Tie this ground to large copper layers below with thermal vias; these layers spread heat dissipated by the LT8641A. Placing additional vias can reduce thermal resistance further. The maximum load current should be derated as the ambient temperature approaches the maximum junction rating. Estimate the power dissipation within the LT8641A by calculating the total power loss from an efficiency measurement and subtracting the inductor loss. Calculate the die temperature by multiplying the LT8641A power dissipation by the thermal resistance from junction to ambient.

The internal overtemperature protection monitors the junction temperature of the LT8641A. If the junction temperature reaches approximately $160^{\circ} \mathrm{C}$, the LT8641A stops switching and indicates a fault condition until the temperature drops about $1^{\circ} \mathrm{C}$ cooler.


Figure 50. Case Temperature Rise

Temperature rise of the LT8641A is worst when operating at high load, high $\mathrm{V}_{\mathbb{N}}$, and high switching frequency. If the case temperature is too high for a given application, then either $\mathrm{V}_{\mathbb{N}}$, switching frequency, or load current can be decreased to reduce the temperature to an acceptable level. Figure 50 shows examples of how case temperature rise can be managed by reducing $\mathrm{V}_{\mathbb{N}}$, switching frequency, or load.

The LT8641A's internal power switches are capable of safely delivering up to 5A of peak output current. However, due to thermal limits, the package can only handle 5A loads for short periods of time. This time is determined by how quickly the case temperature approaches the maximum junction rating. Figure 51 shows an example of how case temperature rise changes with the duty cycle of a 1 kHz pulsed 5A load.

The LT8641A's top switch current limit decreases with higher duty cycle operation for slope compensation. This also limits the peak output current the LT8641A can deliver for a given application. See the curve in Typical Performance Characteristics.


Figure 51. Case Temperature Rise vs 5A Pulsed Load

## TYPICAL APPLICATIONS CIRCUITS



名
Figure 52. 5V 3.5A Step-Down Converter

:

Figure 53. 3.3V, 3.5A Step-Down Converter


Figure 54. Ultralow EMI 5V, 3.5A Step-Down Converter


Figure 55. 2MHz 5V, 3.5A Step-Down Converter


Figure 56. 2MHz 3.3V, 3.5A Step-Down Converter


Figure 57. 12V, 3.5A Step-Down Converter


Figure 58. 2MHz 1.8V, 3.5A Step-Down Converter

## OUTLINE DIMENSIONS

## UDCM Package

20(18)-Lead Plastic Side Wettable QFN ( $3 \mathrm{~mm} \times 4 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-7030 Rev A)

## Exposed Pad Variation AA



NOTE:

1. DRAWING IS NOT A JEDEC PACKAGE OUTLINE
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15 mm ON ANY SIDE
5. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

DETAIL A



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED

Figure 59. Package Drawing

## ORDERING GUIDE

Table 5. Ordering Guide

| LEAD FREE FINISH | TAPE AND REEL | PART <br> MARKING* | PACKAGE DESCRIPTION | TEMPERATURE <br> RANGE |
| :--- | :---: | :---: | :---: | :---: |
| LT8641ARUDCM\#PBF | LT8641ARUDCM\#TRPBF | LHTC | $18-L e a d ~(3 m m \times 4 m m)$ <br> Plastic QFN | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| AUTOMOTIVE PRODUCTS** |  |  |  |  |
| LT8641ARUDCM\#WPBF | LT8641ARUDCM\#WTRPBF | LHTC | 18 -Lead ( $3 \mathrm{~mm} \times 4 \mathrm{~mm}$ ) <br> Plastic QFN | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

Contact the factory for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.

Tape and reel specifications. Some packages are available in 500 unit reels through designated sales channels with \#TRMPBF suffix.
**Versions of this part are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. These models are designated with a $\mathrm{\# W}$ suffix. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

## RELATED PARTS

Table 6. Related Parts

| PART | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LT8641 | 65V, 3.5A Synchronous Step-Down Silent Switcher with 2.5uA Quiescent Current | $\begin{aligned} & V_{V_{\mathbb{N M I N I}}=3 \mathrm{~V}, V_{\mathbb{I N M A X )}}=65 \mathrm{~V}, \mathrm{~V}_{\text {out(MIN) }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2.5 \mu \mathrm{~A}, \mathrm{I}_{\text {SD }}<1 \mu \mathrm{~A},} \\ & 3 \mathrm{~mm} \times 4 \mathrm{~mm} \text { QFN-18 } \end{aligned}$ |
| LT8640A | 42V, 5A/8A Peak Synchronous Step-Down Silent Switcher with $2.5 \mu \mathrm{~A}$ Quiescent Current | $V_{\mathbb{I N M I N I}}=3.4 \mathrm{~V}, \mathrm{~V}_{\mathbb{N}(\text { (MAX) }}=42 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.97 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2.5 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<$ <br> $1 \mu \mathrm{~A}, 3 \mathrm{~mm} \times 4 \mathrm{~mm}$ QFN-18 |
| $\begin{aligned} & \hline \text { LT8645S/ } \\ & \text { LT8646S } \end{aligned}$ | 65V, 8 A Synchronous Step-Down Silent Switcher 2 with $2.5 \mu \mathrm{~A}$ Quiescent Current | $V_{\mathbb{N M M N}}=3.4 \mathrm{~V}, \mathrm{~V}_{\mathbb{N W M A X X}}=65 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MN) }}=0.97 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2.5 \mu \mathrm{~A}, \mathrm{I}_{\text {so }}<$ <br> $1 \mu \mathrm{~A}, 6 \mathrm{~mm} \times 4 \mathrm{~mm}$ LQFN-32 |
| LT8618 | High Efficiency 65V/100mA Synchronous Bucks | $\mathrm{V}_{\mathbb{N}(M \mathbb{N})}=3.4 \mathrm{~V}, \mathrm{~V}_{\mathbb{N}(\text { MAX })}=65 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.778 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2.5 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}=$ <br> $1 \mu \mathrm{~A}, 2 \mathrm{~mm} \times 2 \mathrm{~mm}$ LQFN-12, $3 \mathrm{~mm} \times 2 \mathrm{~mm}$ DFN-10 |
| LT8620 | 65V, 2A, 94\% Efficiency, 2.2MHz Synchronous MicroPower Step-Down $D C / D C$ Converter with $\mathrm{I}_{\mathrm{Q}}=2.5 \mu \mathrm{~A}$ | $\begin{aligned} & V_{\mathbb{I N M I N}}=3.4 \mathrm{~V}, \mathrm{~V}_{\mathbb{I N M A X )}}=65 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MNN }}=0.97 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2.5 \mathrm{AA}, \mathrm{I}_{\mathrm{SD}}< \\ & 1 \mu \mathrm{~A}, \mathrm{MSOP}-16 \mathrm{E}, 3 \mathrm{~mm} \times 5 \mathrm{~mm} \text { QFN-24 } \end{aligned}$ |
| $\begin{aligned} & \hline \text { LT8608/ } \\ & \text { LT8608B } \end{aligned}$ | 42V, 1.5A Synchronous Step-Down Regulator with 2.5 A A Quiescent Current | $V_{\mathbb{I N ( M I )},}=3.2 \mathrm{~V}, \mathrm{~V}_{\mathbb{I N}_{(M A X)}}=42 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.778 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2.5 \mathrm{AA}, \mathrm{I}_{\mathrm{SD}}=$ <br> $1 \mu \mathrm{~A}, \mathrm{MSOP}-10 \mathrm{E}, 2 \mathrm{~mm} \times 2 \mathrm{~mm}$ DFN-8 |
| $\begin{aligned} & \hline \text { LT8609/ } \\ & \text { LT8609A } \end{aligned}$ | 42V, 3A, 94\% Efficiency, 2.2MHz Synchronous MicroPower Step-Down DC/DC Converter with $\mathrm{I}_{\mathrm{Q}}=2.5 \mu \mathrm{~A}$ | $\begin{aligned} & V_{\mathbb{I N M I N})}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}_{\text {(MAX) }}}=42 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2.5 \mathrm{~A}, \mathrm{I}_{\text {SD }}<1 \mu \mathrm{~A}, \\ & \text { MSOP-10E, } 3 \mathrm{~mm} \times 3 \mathrm{~mm} \text { DFN-10 } \end{aligned}$ |

[^0]
[^0]:    ALL INFORMATION CONTAINED HEREIN IS PROVIDED "AS IS" WITHOUT REPRESENTATION OR WARRANTY. NO RESPONSIBILITY IS ASSUMED BY ANALOG DEVICES FOR ITS USE, NOR FOR ANY INFRINGEMENTS OF PATENTS OR OTHER RIGHTS OF THIRD PARTIES THAT MAY RESULT FROM ITS USE. SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. NO LICENCE, EITHER EXPRESSED OR IMPLIED, IS GRANTED UNDER ANY ADI PATENT RIGHT, COPYRIGHT, MASK WORK RIGHT, OR ANY OTHER ADI INTELLECTUAL PROPERTY RIGHT RELATING TO ANY COMBINATION, MACHINE, OR PROCESS WHICH ADI PRODUCTS OR SERVICES ARE USED. TRADEMARKS AND REGISTERED TRADEMARKS ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS.

