ANALOG DEVICES Low Voltage, Supervisory Circuit with Watchdog and Manual Reset in 5-Lead S0T-23


Data Sheet

ADM6823

FEATURES

Precision low voltage monitoring 9 reset threshold options: 1.58 V to 4.63 V (typical) 140 ms (minimum) reset timeout Watchdog timer with 1.6 sec timeout (typical) Manual reset input Reset output stage Push-pull active-low Low power consumption: 7 μA (typical) Guaranteed reset output valid to V_{cc} = 1 V Power supply glitch immunity Specified from -40°C to +125°C 5-lead SOT-23 package

FUNCTIONAL BLOCK DIAGRAM



APPLICATIONS

Microprocessor systems Computers Controllers Intelligent instruments Portable equipment

GENERAL DESCRIPTION

The ADM6823 is a low voltage, supervisory circuit that monitors power supply voltage levels and code execution integrity in microprocessor-based systems. As well as providing power-on reset signals, an on-chip watchdog timer can reset the microprocessor if it fails to strobe within a preset timeout period. A reset signal can also be asserted by means of an external push-button through a manual reset input. The part is available in nine reset threshold options, ranging from 1.58 V to 4.63 V (typical). The reset and watchdog timeout periods are fixed at 140 ms (minimum) and 1.6 sec (typical), respectively. Not all device models are released for sale as standard models. See the Ordering Guide for details.

The ADM6823 is available in a 5-lead SOT-23 package and typically consumes only 7 μ A, making it suitable for use in low power, portable applications.

Rev. E

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2005-2018 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

TABLE OF CONTENTS

Features 1
Applications1
Functional Block Diagram1
General Description1
Revision History 2
Specifications
Absolute Maximum Ratings 4
ESD Caution 4
Pin Configuration and Function Descriptions5
Typical Performance Characteristics

REVISION HISTORY

2/2018-Rev. D to Rev. E

Changes to General Description Section
Added Note 1, Table 1 3
Changes to Figure 17 and Ordering Guide 10

7/2015—Rev. C to Rev. D

Change to Figure 12 8

2/2015-Rev. B to Rev. C

Deleted ADM6824/ADM6825 (Throughout)	1
Deleted Table 1; Renumbered Sequentially	1
Deleted Figure 3 and Figure 4; Renumbered Sequentially	6
Changes to Figure 4, Figure 5, Figure 7, and Figure 8	7
Changes to Ordering Guide	. 12

Theory of Operation	8
Reset Output	8
Manual Reset Input	8
Watchdog Input	8
Application Information	9
Watchdog Input Current	9
Negative-Going V_{CC} Transients	9
Ensuring Reset Valid to $V_{CC} = 0 V$	9
Watchdog Software Considerations	9
Outline Dimensions	10
Ordering Guide	10

2/2013-Rev. A to Rev. B

Updated Outline Dimensions	11
Changes to Ordering Guide	12
Deleted Automotive Products Section	12

9/2012—Rev. 0 to Rev. A

Removed ADM6821/ADM6822 (Throughout)	1
Updated Outline Dimensions	11
Changes to Ordering Guide	11
Added Automotive Products Section	11

6/2005—Revision 0: Initial Version

SPECIFICATIONS

 $V_{CC} = 4.5 V \text{ to } 5.5 V \text{ for ADM6823L/ADM6823M}; V_{CC} = 2.7 V \text{ to } 3.6 V \text{ for ADM6823T/ADM6823S/ADM6823R}; V_{CC} = 2.1 V \text{ to } 2.75 V \text{ for ADM6823Z/ADM6823Y}; V_{CC} = 1.53 V \text{ to } 2.0 V \text{ for ADM6823W/ADM6823V}; T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted}.$

Table 1.		_			
Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
SUPPLY					
V _{cc} Operating Voltage Range	1		5.5	V	
Supply Current		10	20	μA	WDI and $\overline{\text{MR}}$ unconnected, V _{CC} = 5.5 V
		7	16	μA	WDI and $\overline{\text{MR}}$ unconnected, V _{CC} = 3.6 V
RESET THRESHOLD VOLTAGE ¹					
ADM6823L	4.50	4.63	4.75	V	
ADM6823M	4.25	4.38	4.50	V	
ADM6823T	3.00	3.08	3.15	V	
ADM6823S	2.85	2.93	3.00	V	
ADM6823R	2.55	2.63	2.70	V	
ADM6823Z	2.25	2.32	2.38	V	
ADM6823Y	2.12	2.19	2.25	V	
ADM6823W	1.62	1.67	1.71	V	
ADM6823V	1.52	1.58	1.62	V	
RESET THRESHOLD TEMPERATURE COEFFICIENT		60		ppm/°C	
RESET THRESHOLD HYSTERESIS		$2 \times V_{TH}$		mV	
V _{CC} TO RESET DELAY		20		μs	$V_{TH} - V_{CC} = 100 \text{ mV}$
RESET TIMEOUT PERIOD	140	200	280	ms	
RESET OUTPUT VOLTAGE					
Vol (Push-Pull)			0.3	V	$V_{CC} \ge 1 \text{ V}, \text{ I}_{SINK} = 50 \mu\text{A}$
			0.3	V	$V_{CC} \ge 1.2 \text{ V}$, $I_{SINK} = 100 \mu\text{A}$
			0.3	V	$V_{CC} \ge 2.55 \text{ V}, \text{ I}_{SINK} = 1.2 \text{ mA}$
			0.4	V	$V_{CC} \ge 4.25 \text{ V}, \text{ I}_{SINK} = 3.2 \text{ mA}$
V _{OH} (Push-Pull Only)	$0.8 \times V_{CC}$			V	$V_{CC} \ge 1.8 \text{ V}$, $I_{SOURCE} = 200 \mu\text{A}$
	$0.8 \times V_{CC}$			V	$V_{CC} \ge 3.15 \text{ V}, \text{ I}_{\text{SOURCE}} = 500 \mu\text{A}$
	$0.8 \times V_{CC}$			V	$V_{CC} \ge 4.75 \text{ V}, \text{ I}_{SOURCE} = 800 \mu\text{A}$
MANUAL RESET INPUT					
MR Input Threshold					
V _{IL}			$0.3 \times V_{CC}$	v	
ViH	$0.7 \times V_{CC}$			V	
MR Input Pulse Width	1			μs	
MR Glitch Rejection		100		ns	
MR to Reset Delay		200			
-	25		75	ns kO	
MR Pull-Up Resistance	25	50	75	kΩ	
WATCHDOG INPUT	1 1 2	1.0	2.40		
Watchdog Timeout Period	1.12	1.6	2.40	sec	
WDI Pulse Width	50			ns	
WDI Input Threshold			02.14	V	
Vil	07		$0.3 \times V_{CC}$	V	
	$0.7 \times V_{CC}$	120	160	V	
WDI Input Current	20	120	160	μA	V _{WDI} = V _{CC}
	-20	-15		μA	$V_{WDI} = 0$

¹ Not all models are released for sale as standard models. See the Ordering Guide for details.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}C$, unless otherwise noted.

Table 2.

Parameter	Rating		
Vcc	–0.3 V to +6 V		
Output Current (RESET)	20 mA		
Operating Temperature Range	-40°C to +125°C		
Storage Temperature Range	–65°C to +150°C		
θ_{JA} Thermal Impedance	170°C/W		
Soldering Temperature			
Sn/Pb	240°C, 30 sec		
RoHS Compliant	260°C, 40 sec		

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. ADM6823 Pin Configuration

Table 3. Pin Function Descriptions

_	Pin No.	Mnemonic	Description
-	1	RESET	Active-Low Reset Push-Pull Output Stage. Asserted whenever V_{CC} is below the reset threshold, V_{TH} .
	2	GND	Ground.
	3	MR	Manual Reset Input. This is an active-low input, which, when forced low for at least 1 μ s, generates a reset. This input features a 50 k Ω internal pull-up.
	4	WDI	Watchdog Input. Generates a reset if the voltage on the pin remains low or high for the duration of the watchdog timeout. The timer is cleared if a logic transition occurs on this pin or if a reset is generated.
_	5	Vcc	Power Supply Voltage Being Monitored.

ADM6823

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. V_{CC} to RESET Output Delay vs. Temperature




Figure 6. Normalized Watchdog Timeout Period vs. Temperature




Figure 7. Normalized RESET Threshold vs. Temperature




Figure 8. Maximum V_{CC} Transient Duration vs. \overline{RESET} Threshold Overdrive

Data Sheet

ADM6823




Figure 9. Voltage Output (Vout) Low vs. ISINK




Figure 10. Voltage Output (Vout) High vs. Isource

THEORY OF OPERATION

The ADM6823 provides microprocessor supply voltage supervision by controlling the reset input of the microprocessor. Code execution errors are avoided during power-up, powerdown, and brownout conditions by asserting a reset signal when the supply voltage is below a preset threshold. In addition, the ADM6823 allows supply voltage stabilization with a fixed timeout before the reset deasserts after the supply voltage rises above the threshold.


Problems with microprocessor code execution can be monitored and corrected with a watchdog timer. When watchdog strobe instructions are included in microprocessor code, a watchdog timer detects if the microprocessor code breaks down or becomes stuck in an infinite loop. If this happens, the watchdog timer asserts a reset pulse, which restarts the microprocessor in a known state.

If the user detects a problem with the operation of the system, a manual reset input is available to reset the microprocessor by means of an external push-button.

RESET OUTPUT

The ADM6823 features an active-low push-pull output. For active-low output, the reset signal is guaranteed to be logic low for V_{CC} down to 1 V.

The reset output is asserted when V_{CC} is below the reset threshold (V_{TH}), when \overline{MR} is driven low, or when WDI is not serviced within the watchdog timeout period (t_{WD}). Reset remains asserted for the duration of the reset active timeout period (t_{RP}) after V_{CC} rises above the reset threshold, after \overline{MR} transitions from low to high, or after the watchdog timer times out. Figure 11 shows the reset outputs.




MANUAL RESET INPUT

The ADM6823 features a manual reset input (\overline{MR}), which, when driven low, asserts the reset output. When \overline{MR} transitions from low to high, reset remains asserted for the duration of the reset active timeout period before deasserting. The \overline{MR} input has a 50 k Ω internal pull-up so that the input is always high when unconnected. An external push-button switch can be connected between \overline{MR} and ground so that the user can generate a reset. Debounce circuitry is integrated on-chip for this purpose. Noise immunity is provided on the \overline{MR} input, and fast, negative-going transients of up to 100 ns (typical) are ignored. A 0.1 μ F capacitor between \overline{MR} and ground provides additional noise immunity.

WATCHDOG INPUT

The ADM6823 features a watchdog timer, which monitors microprocessor activity. A timer circuit is cleared with every low-to-high or high-to-low logic transition on the watchdog input pin (WDI), which detects pulses as short as 50 ns. If the timer counts through the preset watchdog timeout period (t_{WD}), reset is asserted. The microprocessor is required to toggle the WDI pin to avoid being reset. Failure of the microprocessor to toggle WDI within the timeout period therefore indicates a code execution error, and the reset pulse generated restarts the microprocessor in a known state.

In addition to logic transitions on WDI, the watchdog timer is also cleared by a reset assertion due to an undervoltage condition on V_{CC} or \overline{MR} being pulled low. When reset is asserted, the watchdog timer is cleared and does not begin counting again until reset deasserts. The watchdog timer can be disabled by leaving WDI floating or by three-stating the WDI driver.



APPLICATION INFORMATION watchdog input current


To minimize watchdog input current (and minimize overall power consumption), leave WDI low for the majority of the watchdog timeout period. When driven high, WDI can draw as much as 160 μ A. Pulsing WDI low-high-low at a low duty cycle reduces the effect of the large input current. When WDI is unconnected, a window comparator disconnects the watchdog timer from the reset output circuitry so that reset is not asserted when the watchdog timer times out.

NEGATIVE-GOING V_{cc} TRANSIENTS

To avoid unnecessary resets caused by fast power supply transients, the ADM6823 is equipped with glitch rejection circuitry. The typical performance characteristic in Figure 8 plots V_{CC} transient duration vs. the transient magnitude. The curves show combinations of transient magnitude and duration for which a reset is not generated for the 4.63 V and 2.93 V reset threshold parts. For example, with the 2.93 V threshold, a transient that goes 100 mV below the threshold and lasts 8 µs typically does not cause a reset, but if the transient is any bigger in magnitude or duration, a reset is generated. An optional 0.1 µF bypass capacitor mounted close to V_{CC} provides additional glitch rejection.

ENSURING RESET VALID TO $V_{cc} = 0 V$

The active-low reset output is guaranteed to be valid for V_{CC} as low as 1 V. However, by using an external resistor with pushpull configured reset outputs, valid outputs for V_{CC} as low as 0 V are possible. For an active-low reset output, a resistor connected between RESET and ground pulls the output low when it is unable to sink current. A large resistance such as 100 k Ω should be used so that it does not overload the reset output when V_{CC} is above 1 V.



WATCHDOG SOFTWARE CONSIDERATIONS

In implementing the watchdog strobe code of the microprocessor, quickly switching WDI low-high and then high-low (minimizing WDI high time) is desirable for current consumption reasons. However, a more effective way of using the watchdog function can be considered.

A low-high-low WDI pulse within a given subroutine prevents the watchdog from timing out. However, if the subroutine becomes stuck in an infinite loop, the watchdog could not detect this because the subroutine continues to toggle WDI. A more effective coding scheme for detecting this error involves using a slightly longer watchdog timeout. In the program that calls the subroutine, WDI is set high. The subroutine sets WDI low when it is called. If the program executes without error, WDI is toggled high and low with every loop of the program. If the subroutine enters an infinite loop, WDI is kept low, the watchdog times out, and the microprocessor is reset.




Figure 14. Watchdog Flow Diagram




Figure 15. Typical Application Circuit

ADM6823

OUTLINE DIMENSIONS




Figure 17. Ordering Code Structure

ORDERING GUIDE

Model ^{1, 2, 3}	Reset Threshold (V)	Reset Timeout (ms)	Temperature Range	Quantity	Package Description	Package Option	Marking Code
ADM6823RYRJZ-RL7	2.63	140	-40°C to +125°C	3000	5-Lead SOT-23	RJ-5	N0Q
ADM6823SYRJZ-RL7	2.93	140	–40°C to +125°C	3000	5-Lead SOT-23	RJ-5	N0Q
ADM6823TYRJZ-RL7	3.08	140	–40°C to +125°C	3000	5-Lead SOT-23	RJ-5	N0Q
ADM6823VYRJZ-RL7	1.58	140	-40°C to +125°C	3000	5-Lead SOT-23	RJ-5	N0Q
ADM6823WYRJZ-RL7	1.67	140	–40°C to +125°C	3000	5-Lead SOT-23	RJ-5	N0Q
ADM6823ZYRJZ-RL7	2.32	140	-40°C to +125°C	3000	5-Lead SOT-23	RJ-5	N0Q

 1 Z = RoHS Compliant Part.

² The ADM6823 includes many device options, however, not all models are released for sale. Released models are called standard models and are listed in the Ordering Guide. The Watchdog Timers page also offers a list of standard models. Contact a sales representative for information on nonstandard models and be aware that samples and production units have very long lead times.

³ If ordering nonstandard models, complete the ordering code shown in Figure 17 by inserting the reset threshold suffixes.

©2005–2018 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D04535-0-2/18(E)



www.analog.com

Rev. E | Page 10 of 10