### 1.0 General Description

The AMIS-30663 CAN transceiver is the interface between a controller area network (CAN) protocol controller and the physical bus and may be used in both 12V and 24V systems. The digital interface level is powered from a 3.3V supply providing true I/O voltage levels for 3.3V CAN controllers.

The transceiver provides differential transmit capability to the bus and differential receive capability to the CAN controller. Due to the wide common-mode voltage range of the receiver inputs, the AMIS-30663 is able to reach outstanding levels of electromagnetic susceptibility. Similarly, extremely low electromagnetic emission is achieved by the excellent matching of the output signals.

### 2.0 Key Features

- Fully compatible with the "ISO 11898-2" standard
- Certified "Authentication on CAN Transceiver Conformance (d1.1)"
- High speed (up to 1Mbit/s)
- · Ideally suited for 12V and 24V industrial and automotive applications
- Low electromagnetic mission (EME) common-mode-choke is no longer required
- Differential receiver with wide common-mode range (+/- 35V) for high electro magnetic susceptibility (EMS)
- No disturbance of the bus lines with an un-powered node
- Transmit data (TxD) dominant time-out function
- · Thermal protection
- · Bus pins protected against transients in an automotive environment
- · Short circuit proof to supply voltage and ground
- · Logic level inputs compatible with 3.3V devices
- ESD protection level for CAN bus up to ±8kV

### 3.0 Technical Characteristics

Table 1: Technical Characteristics

Symbol	Parameter	Conditions	Min.	Max.	Unit
V <sub>CANH</sub>	DC voltage at pin CANH	$0 < V_{cc} < 5.25V$ ; no time limit	-45	+45	V
VCANL	DC voltage at pin CANL	0 < Vcc < 5.25V; no time limit	-45	+45	V
Vi(dif)(bus_dom)	Differential bus output voltage in dominant state	$42.5\Omega$ < RLT < $60\Omega$	1.5	3	V
t <sub>pd(rec-dom)</sub>	Propagation delay TxD to RxD	See Figure 7	100	230	ns
tpd(dom-rec)	Propagation delay TxD to RxD	See Figure 7	100	245	ns
CM-range	Input common-mode range for comparator	Guaranteed differential receiver threshold and leakage current	-35	+35	V
V <sub>CM-peak</sub>	Common-mode peak	See Figure 8 and 9 (Note)	-500	500	mV
V <sub>CM-step</sub>	Common-mode step	See Figure 8 and 9 (Note)	-150	150	mV


Note: The parameters  $V_{\text{CM-peak}}$  and  $V_{\text{CM-step}}$  guarantee low EME.

# 4.0 Ordering Information

Ordering Code (Tubes)	Ordering Code (Tape)	Marketing Name	Package	Temp. Range
0CANG-002-XTD	0CANG-002-XTP	AMIS 30663NGA	SOIC-8 GREEN	-40°C125°C




# 5.0 Block Diagram




# **6.0 Typical Application**

### 6.1 Application Schematic



### 6.2 Pin Description

### 6.2.1 Pin Out (top view)



### 6.2. 2 Pin Description

Table 2: Pin Out

Pin	Name	Description
1	TxD	Transmit data input; low input $ ightarrow$ dominant driver; internal pull-up current
2	GND	Ground
3	Vcc	Sypply voltage
4	RxD	Receive data output; dominant transmitter $\rightarrow$ low output
5	V <sub>REF</sub>	Reference voltage output
6	CANL	LOW-level CAN bus line (low in dominant mode)
7	CANH	HIGH-level CAN bus line (high in dominant mode)
8	V <sub>33</sub>	3.3V supply for digital I/O

## 7.0 Functional Description

### 7.1 General

The AMIS-30663 is the interface between the CAN protocol controller and the physical bus. It is intended for use in automotive and industrial applications requiring baud rates up to 1Mbaud. It provides differential transmit capability to the bus and differential receiver capability to the CAN protocol controller. It is fully compatible to the "ISO 11898-2" standard.

### 7.2 Operating Modes

AMIS-30663 only operates in high-speed mode as illustrated in Table 3.

The transceiver is able to communicate via the bus lines. The signals are transmitted and received to the CAN controller via the pins TxD and RxD. The slopes on the bus lines outputs are optimised to give extremely low EME.

Table 3: Function Table (X = don't care)

4.75 < Vcc < 5.25V

Mode	Pin		Bus			
Mode	TxD	RxD	STATE	CANH	CANL	
Lliada Casasal	0	0	Dominant	High	Low	
High Speed	1	1	Recessive	0.5 Vcc	0.5 Vcc	

Vcc < PORL

Mode Pin				Bus			
	Mode	TxD	RxD	STATE	CANH	CANL	
ſ	-	Χ	1	Recessive	$0 < V_{CANH} < V_{CC}$	0 < V <sub>CANL</sub> < V <sub>CC</sub>	

PORL < Vcc < 4.75V

Mode	Pin		Bus			
Mode	TxD	RxD	STATE	CANH	CANL	
_	> V <sub>IH</sub>	1	Recessive	0 < Vcanh < Vcc	0 < Vcanl < Vcc	

#### 7.3 Over-temperature Detection

A thermal protection circuit protects the IC from damage by switching off the transmitter if the junction temperature exceeds a value of approximately 160°C. Because the transmitter dissipates most of the power, the power dissipation and temperature of the IC is reduced. All other IC functions continue to operate. The transmitter off-state resets when pin TxD goes HIGH. The thermal protection circuit is particularly needed when a bus line short circuits.

#### 7.4 TxD Dominant Time-out Function

A TxD dominant time-out timer circuit prevents the bus lines from being driven to a permanent dominant state (blocking all network communication) if pin TxD is forced permanently LOW by a hardware and/or software application failure. The timer is triggered by a negative edge on pin TxD. If the duration of the LOW-level on pin TxD exceeds the internal timer value t<sub>dom</sub>, the transmitter is disabled, driving the bus into a recessive state. The timer is reset by a positive edge on pin TxD.

#### 7.5 Fail-safe Features

A current-limiting circuit protects the transmitter output stage from damage caused by accidental short circuit to either positive or negative supply voltage - although power dissipation increases during this fault condition.

The pins CANH and CANL are protected from automotive electrical transients (according to "ISO 7637"; see Figure 4). Should TxD become disconnected, this pin is pulled high internally. When the  $V_{CC}$  supply is removed, pins TxD and RxD will be floating. This prevents the AMIS-30663 from being supplied by the CAN controller through the I/O pins.

### 7.6 3.3V Interface

AMIS-30663 may be used to interface with 3.3V or 5V controllers by use of the  $V_{33}$  pin. This pin may be supplied with 3.3V or 5V to have the corresponding digital interface voltage levels.

When the  $V_{33}$  pin is supplied at 2.5V, even interfacing with 2.5V CAN controllers is possible. See also Digital Output Characteristics @  $V_{33}$  = 2.5V, Table 7. In this case a pull resistor from TxD to  $V_{33}$  is necessary.

### 8.0 Electrical Characteristics

### 8.1 Definitions

All voltages are referenced to GND (pin 2). Positive currents flow into the IC. Sinking current means that the current is flowing into the pin. Sourcing current means that the current is flowing out of the pin.

### 8.2 Absolute Maximum Ratings

Stresses above those listed in Table 4 may cause permanent device failure. Exposure to absolute maximum ratings for extended periods may effect device reliability.

Table 4: Absolute Maximum Ratings

Symbol	Parameter	Conditions	Min.	Max.	Unit
Vcc	Supply voltage		-0.3	+7	V
V <sub>33</sub>	I/O interface voltage		-0.3	+7	V
Vcanh	DC voltage at pin CANH	$0 < V_{cc} < 5.25V$ ; no time limit	-45	+45	V
VCANL	DC voltage at pin CANL	$0 < V_{cc} < 5.25V$ ; no time limit	-45	+45	V
$V_{TxD}$	DC voltage at pin TxD		-0.3	Vcc + 0.3	V
V <sub>RxD</sub>	DC voltage at pin RxD		-0.3	$V_{cc} + 0.3$	V
V <sub>REF</sub>	DC voltage at pin VREF		-0.3	Vcc + 0.3	V
Vtran(CANH)	Transient voltage at pin CANH	Note 1	-150	+150	V
Vtran(CANL)	Transient voltage at pin CANL	Note 1	-150	+150	V
Vtran(VREF)	Transient voltage at pin VREF	Note 1	-150	+150	V
Vesd(CANL/CANH)	Electrostatic discharge voltage at CANH and CANL pin	Note 2 Note 5	-8 -500	+8 +500	kV V
\ /	Electrostatic discharge voltage	Note 3	-4	+4	kV
Vesd	at all other pins	Note 5	-250	+250	V
Latch-up	Static latch-up at all pins	Note 4		100	mA
Tstg	Storage temperature		-55	+155	°C
Tamb	Ambient temperature		-40	+125	°C
Tjunc	Maximum junction temperature		-40	+150	°C

#### Notes

- 1) Applied transient waveforms in accordance with "ISO 7637 part 3", test pulses 1, 2, 3a, and 3b (see Figure 4).
- 2) Standardized human body model system ESD pulses in accordance to IEC 1000.4.2
- 3) Standardized human body model ESD pulses in accordance to MIL883 method 3015. Supply pin 8 is  $\pm 4kV$
- 4) Static latch-up immunity: static latch-up protection level when tested according to EIA/JESD78.
- 5) Standardized charged device model ESD pulses when tested according to EOS/ESD DS5.3-1993.

### 8.3 Thermal Characteristics

Table 5: Thermal Characteristics

Symbol	Parameter	Conditions	Value	Unit
$R_{th(vj-a)}$	Thermal resistance from junction to ambient in SO8 package	In free air	145	K/W
Rth(vj-s)	Thermal resistance from junction to substrate of bare die	In free air	45	K/W



### 8.4 DC Characteristics

Table 6: Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Supply (pin Vcc						
		Dominant; V <sub>TXD</sub> = 0V		45	65	mA
lcc	Supply current	Recessive; V <sub>TXD</sub> = VCC		4	8	mA
33	I/O interface current	$V_{33} = 3.3V$ ; $C_L = 20pF$ ; recessive			1	μΑ
l <sub>33</sub>	I/O interface current (1)	V <sub>33</sub> = 3.3V; C <sub>L</sub> = 20pF; 1Mbps			170	μΑ
Transmitter Da	ita Input (pin TxD)					
VIH	HIGH-level input voltage	Output recessive	2.0	-	Vcc	V
VIL	LOW-level input voltage	Output dominant	-1.3	-	+0.8	V
liн	HIGH-level input current	$V_{TxD} = V_{33}$	-1	0	+1	μΑ
lu.	LOW-level input current	$V_{TxD} = 0V$	-50	-200	-300	μΑ
Ci	Input capacitance (1)		-	5	10	pF
Receiver Data (	Output (pin RxD)					
Vон	HIGH-level input voltage	$I_{RXD} = -10 \text{mA}$	0.7 x V <sub>33</sub>	0.75 x V₃₃		V
Vol	LOW-level input voltage	$I_{RxD} = 5mA$		0.18	0.35	V
loh	HIGH-level input voltage (1)	$V_{RXD} = 0.7 \times V_{33}$	-10	-15	-20	mA
lol	LOW-level input voltage (1)	$V_{RxD} = 0.45V$	5	10	15	mA
Reference Volt	age Output (VREF)					
V <sub>REF</sub>	Reference output voltage	$-50\mu$ A $<$ $I_{VREF}$ $<$ $+50\mu$ A	0.45 X Vcc	0.50 X Vcc	0.55 X Vcc	V
Vref_cm	Reference output voltage for full common-mode range	-35V < V <sub>CANH</sub> < +35V	0.40 X Vcc	0.50 X Vcc	0.60 X Vcc	V
V REF_CIVI	Reference output voltage for full common mode farige	-35V < V <sub>CANL</sub> < +35V	0.40 X Vac	0.50 X Vec	0.00 X Vec	V
Bus Lines (pins	S CANH and CANL)				-	
Vo(reces)(CANH)	Recessive bus voltage at pin CANH	$V_{TXD} = V_{CC}$ ; no load	2.0	2.5	3.0	V
Vo(reces)(CANL)	Recessive bus voltage at pin CANL	$V_{TXD} = V_{CC}$ ; no load	2.0	2.5	3.0	V
o(reces)(CANH)	Recessive output current at pin CANH	-35V < V <sub>CANH</sub> < +35V	-2.5	_	+2.5	mA
	necessive output current at pin extra	0V < V <sub>cc</sub> < 5.25V	2.3		- 2.3	1117 (
o(reces)(CANL)	Recessive output current at pin CANL	-35V < V <sub>CANL</sub> < +35V	-2.5	_	-2.5	mA
,		0V < Vcc < 5.25V				
Vo(dom)(CANH)	a comment of the courage at him a con-	$V_{TxD} = 0V$	3.0	3.6	4.25	V
Vo(dom)(CANL)	Dominant output voltage at pin CANL	$V_{TxD} = 0V$	0.5	1.4	1.75	V
Vi(dif)(bus)	Differential bus input voltage (Vcanh - Vcanh)	V <sub>TxD</sub> = 0V; dominant;	1.5	2.25	3.0	V
		$42.5\Omega < R_{LT} < 60\Omega$				
lo(sc)(CANH)	Short circuit output current at pin CANH	$V_{TXD} = V_{CC}$ ; recessive; no load	-120	0	+50	mV
		$V_{CANH} = 0V$ ; $V_{TXD} = 0V$	-45	-70	-95	mA
o(sc)(CANL)	process on the configuration and process are processed as a second and processed as a second and processed as a second and processed as a second as a	V <sub>CANL</sub> = 36V; V <sub>TXD</sub> = 0V	45	70	120	mA
$V_{i(dif)(th)}$		-5V < Vcanl < +12V; -5V < Vcanl < +12V; see Figure 5	0.5	0.7	0.9	V
Vihcm(dif)(th)	1)itterential receiver threshold voltage for high common-mode	-35V < Vcanl < +35V; -35V < Vcanh < +35V; see Figure 5	0.25	0.7	1.05	V
Vi(dif)(hys)	Differential receiver input voltage hysteresis	-35V < V <sub>CANL</sub> < +35V; -35V < V <sub>CANH</sub> < +35V; see Figure 5	50	70	100	mV
Ri(cm)(CANH)	Common-mode input resistance at pin CANH		15	25	37	kΩ
Ri(cm)(CANL)	Common-mode input resistance at pin CANL		15	25	37	kΩ
Ri(cm)(m)	Mataking hatusan via CANIII and via CANII assures a mada innut	V <sub>CANH</sub> = V <sub>CANL</sub>	-3	0	+3	%
Ri(dif)	Differential input resistance		25	50	75	kΩ
	5 Grendar input resistance					pF
	Input capacitance at pin CANH	$V_{TxD} = V_{cc}$ : not tested		/ 5	/()	
Ci(CANH)		$V_{TXD} = V_{CC}$ ; not tested $V_{TXD} = V_{CC}$ ; not tested		7.5 7.5	20	
	Input capacitance at pin CANL	$V_{TxD} = V_{cc}$ ; not tested $V_{TxD} = V_{cc}$ ; not tested $V_{TxD} = V_{cc}$ ; not tested		7.5 7.5 3.75	20 20 10	pF pF

Table 6: Characteristics, Cont.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
	s CANH and CANL)					
LI(CANL)	Input leakage current at pin CANL	$V_{CC} = 0V$ ; $V_{CANL} = 5V$	10	170	250	μΑ
V <sub>CM-peak</sub>	Common-mode peak during transition from dom $ ightarrow$ rec or rec $ ightarrow$ dom	See Figure 8 and 9	-500		500	mV
V <sub>CM-step</sub>	Difference in common-mode between dominant and recessive state	See Figure 8 and 9	-150		150	mV
Power-on-Rese	et					
PORL	POR level	CANH, CANL, V <sub>ref</sub> in tri-state below POR level	2.2	3.5	4.7	V
Thermal Shuto	down					
T <sub>j</sub> (sd)	Shutdown junction temperature		150	160	180	°C
Timing Charac	teristics (see Figure 6 and 7)					
td(TxD-BUSon)	Delay TxD to bus active		40	85	110	ns
td(TxD-BUSoff)	Delay TxD to bus inactive		30	60	110	ns
td(BUSon-RxD)	Delay bus active to RxD		25	55	110	ns
td(BUSoff-RxD)	Delay bus inactive to RxD		65	100	135	ns
t <sub>pd(rec-dom)</sub>	Propagation delay TxD to RxD from recessive to dominant		100		230	ns
t <sub>d(dom-rec)</sub>	Propagation delay TxD to RxD from dominant to recessive		100		245	ns
t <sub>dom(TxD)</sub>	TxD dominant time for time out	$V_{TxD} = 0V$	250	450	750	μs


Notes

Table 7: Digital Output Characteristics @  $V_{33} = 2.5V$ 


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Receiver Data Outpu	t (pin RxD)					
loh	HIGH-level output current	$V_{OH} > 0.9 \times V_{33}$	-2.6			mA
lol	LOW-level output current	Vol < 0.1 x V <sub>33</sub>			4	mA


 $V_{CC}$  = 4.75 to 5.25V;  $V_{33}$  = 2.5V  $\pm$  5%;  $T_{junc}$  = -40 to +150 °C;  $R_{LT}$  =60 $\Omega$  unless specified otherwise.


### 8.5 Measurement Set-ups and Definitions





<sup>1)</sup> Not tested on ATE.












# 9.0 Package Outline

SOIC-8: Plastic small outline; 8 leads; body width 150 mil; JEDEC: MS-012



### 10.0 Soldering

### 10.1 Introduction to Solering Surface Mount Package

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in the AMIS "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

### 10.2 Reflow Soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250°C. The top-surface temperature of the packages should preferably be kept below 230°C.

### 10.3 Wave Soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - Larger than or equal to 1.27mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed circuit board;
  - Smaller than 1.27mm, the footprint longitudinal axis must be parallel to the transport direction of the printedcircuit board. The footprint must incorporate solder thieves at the downstream end.
- For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is four seconds at 250°C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

### 10.4 Manual Soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300°C.

When using a dedicated tool, all other leads can be soldered in one operation within two to five seconds between 270 and 320°C.



Table 8: Soldering Process

Dockogo	Soldering Method			
Package	Wave	Reflow (1)		
BGA, SQFP	Not suitable	Suitable		
HLQFP, HSQFP, HSOP, HTSSOP, SMS	Not suitable (2)	Suitable		
PLCC (3), SO, SOJ	Suitable	Suitable		
LQFP, QFP, TQFP	Not recommended (3)(4)	Suitable		
SSOP, TSSOP, VSO	Not recommended (5)	Suitable		

#### Notes

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods."
- 2. These packages are not suitable for wave soldering as a solder joint between the printed circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5mm.

AMI