Am27C400

Advanced Micro Devices

4 Megabit (524,288 x 8-Bit/262,144 x 16-Bit) ROM Compatible CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- Fast access time
 - 100 ns
- Low power consumption
 - 100 μA maximum CMOS standby current
- Industry standard pinout:
 - ROM compatible
 - 44-pin LCC, and PLCC packages provide easy upgrade to 8 Mbits, DIP upgrades require a 40to 42-pin conversion
- Single +5 V power supply
- ±10% power supply tolerance standard on most speeds
- 100% Flashrite programming
 - Typical programming time of 32 seconds
- Latch-up protected to 100 mA from -1 V to Vcc + 1 V
- High noise immunity

GENERAL DESCRIPTION


The Am27C400 is a 4 Mbit ultraviolet erasable programmable read-only memory that is functionally and pinout compatible with 4 Mbit masked ROMs. Under control of the BYTE input, the memory can be configured as either a 512K by 8-bit memory or a 256K by 16-bit memory. It operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic packages as well as plastic one time programmable (OTP) packages for both through hole and surface mount applications.

Typically, any byte can be accessed in less than 100 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C400 offers

separate Output Enable (OE) and Chip Enable (CE) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 150 mW in active mode, and 100 μ W in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C400 supports AMD's Flashrite programming algorithm (100 μ s pulses) resulting in typical programming times of 32 seconds.




15573C-1

Publication# 15573 Rev. C Amendment/0 Issue Date: May 1995

PRODUCT SELECTOR GUIDE

Family Part No.			Am27C400		
Ordering Part No:					-255
V _{cc} ± 5%	-105	-125		<u> </u>	-200
Vcc ± 10%	-100	-120	-150	-200	
Max Access Time (ns)	100	120	150	200	250
CE (E) Access Time (ns)	100	120	150	200	250
OE (G) Access Time (ns)	50	50	65	75	100

CONNECTION DIAGRAM




Notes:

- 1. Inner ring of numbers correspond to the package pins
- 2. JEDEC nomenclature is in parenthesis

LOGIC SYMBOL **PIN DESIGNATIONS** Address Input (BYTE Mode) AB ΑB = Address Inputs A0-A17 Byte/Word Switch **BYTE** A0-A17 Chip Enable and Program Enable Inputs CE (E)/PGM (P) DQ0-DQ15 DQ0-DQ15 Data Inputs/Outputs PGM (P)/CE (E) or 8 No Internal Connection NC Output Enable Input OE (G) OE (G) Vcc Vcc Supply Voltage BYTE Program Voltage Input VPP Ground 15573C-4 Vss

ORDERING INFORMATION UV EPROM Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:




Valid Combinations						
AM27C400-100	DC, DCB, DI, DIB					
AM27C400-105						
AM27C400-120						
AM27C400-125						
AM27C400-150	DC, DCB, DI, DIB, DE, DEB					
AM27C400-200	DE, DEB					
AM27C400-255	DC, DCB, DI, DIB					

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION OTP Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Combinations						
AM27C400-120						
AM27C400-125						
AM27C400-150	PC, JC, PI, JI					
AM27C400-200						
AM27C400-255						

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION

Erasing the Am27C400

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C400 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C400. This dosage can be obtained by exposure to an ultraviolet lamp — wavelength of 2,537 Å—with intensity of 12,000 $\mu\text{W}/\text{cm}^2$ for 15 to 20 minutes. The Am27C400 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C400 and similar devices will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2,537Å, exposure to fluorescent light and sunlight will eventually erase the Am27C400 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C400

Upon delivery or after each erasure the Am27C400 has all 4,194,304 bits in the "ONE" or HIGH state. "ZEROs" are loaded into the Am27C400 through the procedure of programming.

The programming mode is entered when $12.75 \pm 0.25 \, \text{V}$ is applied to the V_{PP} pin, $\overline{\text{CE}/\text{PGM}}$ is at V_{IL} , and $\overline{\text{OE7}}$ is at V_{IH} .

For programming, the data to be programmed is applied 16 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100 μs programming pulses and by giving each addresss only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C400. This part of the algorithm is done at V_{CC} = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at V_{CC} = V_{PP} = 5.25 V.

Please refer to Section 6.0 for programming and flow chart characteristics.

Program Inhibit

Programming of multiple Am27C400s in parallel with different data is also easily accomplished. Except for CE/PGM, all like inputs of the parallel Am27C400 may be common. A TTL low-level program pulse applied to

an Am27C400 $\overline{\text{CE/PGM}}$ input with V_{PP} = 12.75 V \pm 0.25 V, and $\overline{\text{OE}}$ HIGH will program that Am27C400. A high-level $\overline{\text{CE/PGM}}$ input inhibits the other Am27C400 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with $\overline{\text{OE}}$ at V_{IL} , $\overline{\text{CE/PGM}}$ at V_{IH} and V_{PP} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27C400.

To activate this mode, the programming equipment must force 12.0 V \pm 0.5 V on address line A9 of the Am27C400. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code, and Byte 1 (A0 = V_{IH}), the device identifier code. For the Am27C400, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C400 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ($\overline{\text{CE}/\text{PGM}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}$) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from $\overline{\text{CE}/\text{PGM}}$ to output (tce). Data is available at the outputs toe after the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE}/\text{PGM}}$ has been LOW and addresses have been stable for at least tacc—toe.

Byte Mode

The user has the option of reading data in either 16-bit words or 8-bit bytes under control of the BYTE input. With the BYTE input HIGH, inputs A0-A17 will address 256K words of 16-bit data. When the BYTE input is LOW, AB functions as the least significant address input and 512K bytes of data can be accessed. The 8 bits of data will appear on DQ0-DQ7.



Standby Mode

The Am27C400 has a CMOS standby mode which reduces the maximum V_{CC} current to $100\,\mu\text{A}$. It is placed in CMOS-standby when $\overline{\text{CE/PGM}}$ is at $V_{CC}\pm0.3$ V. The Am27C400 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when $\overline{\text{CE/PGM}}$ is at V_{IH} . When in standby mode, the outputs are in a high-impedance state, independent of the $\overline{\text{OE}}$ input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that $\overline{\text{CE/PGM}}$ be decoded and used as the primary device-selecting function, while $\overline{\text{OE}}$ be made a common connection to all devices in the array and connected to the READ line from the system control

bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

Mode	Pins	CE/PGM	ŌĒ	A0	A 9	VPP	Outputs
Read		VIL	VıL	Х	Х	Х	Dout
Output Disable		VIL	ViH	Х	Х	Х	Hi-Z
Standby (TTL))	ViH	Х	Х	Х	Х	Hi-Z
Standby (CMC	OS)	Vcc ± 0.3 V	Х	Х	Х	Х	Hi-Z
Program		VIL	ViH	х	X	Vpp	Din
Program Verify		ViH	VIL	Х	Х	VPP	Dout
Program Inhibit		VIH	ViH	Х	Х	VPP	Hi-Z
Auto Select (Note 3)	Manufacturer Code	VIL .	ViL	ViL	Vн	Х	01H
	Device Code	VIL	VIL	ViH	Vн	X	9DH

Notes:

- 1. $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$
- 2. $X = Either V_{IH}$ or V_{IL}
- 3. $A1-A8 = A0-A17 = V_{ii}$
- 4. See DC Programming Characteristics for VPP voltage during programming.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature OTP Products -65°C to +125°C All Other Products -65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Voltage with Respect To Vss All pins except A9,VPP,Vcc . -0.6 V to Vcc + 0.6 V
A9 and V _{PP} 0.6 V to +13.5 V
Vcc0.6 V to +7.0 V

Notes:

- Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is Vcc + 0.5 V which may overshoot to Vcc + 2.0 V for periods up to 20 ns.
- For A9 and V_{PP} the minimum DC input is -0.5 V. During transitions, A9 and V_{PP} may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. A9 and V_{PP} must not exceed 13.5 V for any period of time.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices Ambient Temperature (T _A)	0°C to +70°C
Industrial (I) Devices Ambient Temperature (T _A)	
Extended Commercial (E) Do Ambient Temperature (T _A)	evices
Supply Read Voltages Vcc for Am27C400-XX5 .	
	+4.50 V to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 2, 3 and 4)

Parameter Symbol	Parameter Description	Test Conditions		Min	Max	Unit
Voн	Output HIGH Voltage	Ioн = -400 μA		2.4		V
Vol	Output LOW Voltage	IOL = 2.1 mA			0.45	V
ViH	Input HIGH Voltage			2.0	Vcc + 0.5	٧
VIL	Input LOW Voltage			-0.5	+0.8	V
lu	Input Load Current	V _{IN} = 0 V to +Vcc			1.0	μА
llo	Output Leakage Current	Vout = 0 V to +Vcc			5.0	μΑ
Icc1	Vcc Active Current	CE = VIL, f = 5 MHz,	C/I Devices		40	mA.
1001	(Note 3)	Ιουτ = 0 mA	E Devices		60	
lcc2	Vcc TTL Standby Current	CE = ViH			1.0	mA
lcc3	Vcc CMOS Standby Current	CE = Vcc ± 0.3 V			100	μΑ
IPP1	VPP Current During Read	CE = OE = VIL, VPP = VCC			100	μΑ

Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Caution: The Am27C400 must not be removed from (or inserted into) a socket when VCC or VPP is applied.
- 3. ICC1 is tested with OE/VPP = VIH to simulate open outputs.
- Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns.
 Maximum DC Voltage on output pins is Vcc + 0.5 V, which may overshoot to Vcc + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C

15573C-5




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 5 MHz

15573C-6

CAPACITANCE

Parameter		Test	CDV040		40 PD 040		PL 044		
Symbol	Parameter Description	Conditions	Тур	Max	Тур	Max	Тур	Max	Unit
Cin	Input Capacitance	VIN = 0	9	12	6	8	9	11	pF
Соит	Output Capacitance	Vout = 0	12	15	9	11	13	15	pF

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3 and 4)


Para Sym	meter bols					Am27C400				
JEDEC	Standard	Parameter Description	Test Conditions		-105 -100	-125 -120	-150	-200	-255	Unit
tavqv	tacc	Address to	CE = OE =	Min	_	_		_		
		Output Delay	VIL	Max	100	120	150	200	250	ns
t ELQV	tce	Chip Enable to	OE = VIL	Min		-		_		
		Output Delay		Max	100	120	150	200	250	ns
tglav	- Carpar Eriabio to	CE = VIL	Min				_			
		Output Delay		Max	50	50	55	60	75	ns
tenoz,	tDF	Chip Enable HIGH or		Min	_	_		_		
tgнаz	(Note 2)	Output Enable HIGH, whichever comes first, to Output Float		Max	30	30	30	40	60	ns
taxox	taxax ton Output Hold from			Min	0	0	ō	0	0	-
		Addresses, CE, or OE, whichever occurred first		Max	=	-	-	-	-	ns

Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C400 must not be removed from (or inserted into) a socket or board when Vpp or Vcc is applied.
- Output Load: 1 TTL gate and C_L = 100 pF Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V


Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs.

SWITCHING TEST CIRCUIT



CL = 100 pF including jig capacitance

SWITCHING TEST WAVEFORM




AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 for a logic "0". Input pulse rise and fall times are ≤ 20 ns.

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must Be Steady	Will Be Steady
	May Change from H to L	Will Be Changing from H to L
	May Change from L to H	Will Be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
>>	Does Not Apply	Center Line is High Impedance "Off" State


KS000010


SWITCHING WAVEFORMS



Notes:

- 1. OE may be delayed up to tacc toE after the falling edge of the addresses without impact on tacc.
- 2. top is specified from \overrightarrow{OE} or \overrightarrow{CE} , whichever occurs first.






NOTE: Tgroup = signals driven by a Target = I/O, C/D, MSG, REQ

RESPONSE TO SELECTION (AS A TARGET)

Symbol	Characteristic	Min	Max	Units
t _{SLBH}	SEL In Low to BSY In High	. A 1		ns
tiVBH	"OR-ED" ID Valid In to BSY In High	ME		ns
t _{BHBL}	- $ -$	W 9.43	200	us
t _{BLOI}	BSY Out Low to "OR-ED" D'Invalid In	0		ns
t _{BLSH}	BSY Out Low to SEL In High	0		ns
tavsh T	ATN Valid In to SEL In High	0		ns
t _{SHIO}	SEL in High to Tgroup Out	100		ns




Am33C93A


4-69

11853-028A

Tgroup

RESELECTING AN INITIATOR (AS A TARGET)






NOTE: Tgroup = signals driven by a Target = $\overline{C/D}$, \overline{MSG} , \overline{REQ} igroup = signals driven by an Initiator = \overline{ATN} , \overline{ACK}

RESPONSE TO RESELECTION (AS AN INITIATOR)

11853-029A

Symbol	Characteristic	Min	Max	Units
t _{SLBH}	SEL In Low to BSY In High	0, <		ns
t _{IVBH}	"OR-ED" ID Valid In to BSY In High	((0)	~	ns
t _{ILBH}	1/O In Low to BSY In High	101		ns
t _{BHAO}	SEL Low , ID Valid , BSY High to Igroup O	n 100	•	ns
t _{AVBL}	Igroup Valid Qut to BSY Out Low 3 😘 🛂	100		ns
t _{BHBL}	BOX IN HIGH TO BOX ON TOW!	0.4	200	μs
t _{BLOI}	BSY Out Low to "OR-ED" ID Invalid In	0		ns
tBLSH	JBSY Out Loyato SEL In High	0		ns
t _{SHBH}	SEE In High to BSY Out High	0		ns



Tgroup = signals driven by a Target = C/D, MSG, REQ


Igroup = signals driven by an Initiator = ATN, ACK

*** BSY will still be driven by the reselecting target.

11853-030A

RECEIVE ASYNCHRONOUS INFORMATION TRANSFER IN (ACTING AS AN INITIATOR)


Symbol	Characteristic	Min	Max	Units	T-52-33-27
t _{SHPC}	SEL In High to Phase Change In	0		ns	1-32-33-27
t _{ilDT}	I/O in Low to Data Bus TRISTATE	0	125	ns	
t _{PCRL}	Phase Change In to REQ In Low	13400		ns	
t _{DVRL}	Data Valid In to REQ In Low	\ 0 \ \		ns	
t _{RLAL}	REO In Low to ACK Out Low	0.	175	ns	
t _{ALDI}	ACK Out Low to Data Invalid in	0		ns	
t _{ALRH}	ACK Out Low to REQ In High	0		ns	
t _{RHAH}	REQ In High to ACK Out High	0	175	ns	
tAHPC	ACK Out High to Phase Change In	0		ns	





SEND ASYNCHRONOUS INFORMATION TRANSFER IN (ACTING AS A TARGET)


Symbol	Characteristic	Min	Max	Units
t _{SHPC}	SEL In High to Phase Change Out	100	. #	ns
t _{ILDO}	1/O Out Low to Data Out	800		ns
t _{DVRL}	Data Out Valid to REQ Out Low	∏55 🔭		ns
t _{PCRL}	Phase Change Out to REQ Our Low	500	4	ns
t _{RLAL}	REQ Out Low to ACR in Low	0		ns
t _{ALRH}	ACK in Low to REO Out High	0	175	ns
tALDI	ACK in Low to Data Out Invalid	0		ns
t _{RHAH}	REC Out High to ACK In High	0		ns
t _{AHPC}	ACK In High to Phase Change Out	100		ns
t _{AHRL}	ACK In High to REQ Out Low	0	175	ns



ATN NOTE: Phase = signals that define the bus phase C/D, MSG

SEND ASYNCHRONOUS INFORMATION TRANSFER OUT (ACTING AS AN INITIATOR)

Symbo	I Characteristic	Min	Max	Units
t _{SHPC}	SEL In High to Phase Change In	0	~0	ns
t _{IHDO}	I/O In High to Data Out	A ST		ns
t _{PCRL}	Phase Change In to REQ In Low	400	LI D	ns
t _{rlal}	REQ In Low to ACK Out Low	11 0 17	175	ns
t _{DVAL}	Data Out Valid to ACK Out Low	55	•	ns
t _{ALRH}	ACK Out Low to REO In High	0		ns
t _{rhah}	REO In High to ACK Out High	0:	175	ns
t _{RHDI}	REQ In High to Data Out Invalid	0		ns
t _{AHPC}	ACK Out High to Phase Change In	0		ns



NOTE: Phase = signals that define the bus phase C/D, MSG


11853-033A

4-72

Am33C93A

RECEIVE ASYNCHRONOUS INFORMATION TRANSFER OUT (ACTING AS A TARGET)

Symbo	ol	Characteristic	Min	Max	Units	T 50 00
t _{SHPC}		SEL In High to Phase Change Out	100		ns	T-52-33-27
t _{IHDT}		I/O Out High to Data Bus TRISTATE	0-	4	ns	
t _{PCRL}		Phase Change to REQ Out Low	500 🥳	PR	ns	
t _{RLAL}		REQ Out Low to ACK In Low	(A)	M P	ns	
t _{DVAL}		Data In Valid to ACK In Low	0	A 13 .	ns	
t _{ALRH}		ACK In Low to REQ Out High	10	175	ns	
t _{RHDI}	4	REQ Out High to Data in Invalid	0	-	ns	
t _{RHAH}	F P	REO Out High to ACK in High	0		ns	
t _{AHPC}	13.00	ACK in High to Phase Change Out	0		ns	
t _{AHRL}	M	ACK In High to REQ Out Low	0	175	ns	



NOTE: Phase = signals that define the bus phase C/D, MSG

11853-034A

RECEIVE SYNCHRONOUS INFORMATION TRANSFER IN (ACTING AS AN INITIATOR)

Symbol	Characteristic	Min	Max	Units
t _{DVRL}	Data Valid In to REQ In Low	0	- 4 月	ns
t _{RLDI}	REQ In Low to DATA Invalid	n 45 5		ns
t _{RLRH}	REQ In Low to REQ In High	50		ns
t _{RHRL}	REQ In Highto REQ In Low	50 17	3 2	ns
talah	ACK Out to Mito ACK Out High	Tcyc-10		ns
TAHAL T	ACK Out High to ACK Out Low	Tcyc-25		ns
t _{AHPC}	ACK Out High to Phase Change	0		ns

Parameters $t_{\rm SHPC}$, $t_{\rm ILDT}$, and $t_{\rm PCRL}$ are also applicable and are identical to those in Receive Asynchronous Information Transfer In (Acting as an Initiator), top of page 37.