



Document Title

256K x 16 bit Super Low Power and Low Voltage Full CMOS Static RAM

Revision History

Revision No.	History	Date	Remark
0.0	- Initial Draft	May 26, 2003	Preliminary
0.1	- Add Pb-free part number	Feb. 13, 2004	
0.2	- I _{SB1} (Max.) changed from 12uA to 6uA.	Mar. 31, 2008	
0.3	- Add 45ns part specification. - I _{SB1} (Typ.) changed from 1uA to 0.25uA. - I _{SB1} (Max.) changed from 6uA to 4uA. - Memory Function Guide updated in the last page.		
1.0	- AS6C4016A Family	Apr. 7, 2009	Release
1.1	- Add VF BGA Package Type	May 2, 2011	



LOW POWER, 256K x 16 SRAM

FEATURES

- Process Technology : 0.18μm Full CMOS
- Organization : 256K x 16 bit
- Power Supply Voltage : 2.7V ~ 3.6V
- Low Data Retention Voltage : 1.5V(Min.)
- Three state output and TTL Compatible
- Package Type : VFBGA-48, 44-TSOP2

GENERAL DESCRIPTION


The AS6C4016A families are fabricated by Alliance Memory advanced full CMOS process technology. The families support industrial temperature range and Chip Scale Package for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.

PRODUCT FAMILY

Product Family	Operating Temperature	Vcc Range	Speed	Power Dissipation		PKG Type
				Standby (I _{SB1} , Typ.)	Operating (I _{SB1} .Max.)	
AS6C4016A	Industrial (-40 ~ 85°C)	2.7 ~ 3.6V	45/55ns	0.25 μA ²⁾	3 mA	KGD
						VFBGA-48
						44-TSOP2

1. "xx" represents speed.
2. Typical values are measured at Vcc=3.3V, TA=25°C and not 100% tested.

FUNCTIONAL BLOCK DIAGRAM






LOW POWER, 256K x 16 SRAM

PIN CONFIGURATIONS

VFBGA-48 : Top view(ball down)

	1	2	3	4	5	6
A	$\overline{\text{LB}}$	$\overline{\text{OE}}$	A0	A1	A2	CS2
B	DQ8	$\overline{\text{UB}}$	A3	A4	$\overline{\text{CS1}}$	DQ0
C	DQ9	DQ10	A5	A6	DQ1	DQ2
D	VSS	DQ11	A17	A7	DQ3	VCC
E	VCC	DQ12	NC	A16	DQ4	VSS
F	DQ14	DQ13	A14	A15	DQ5	DQ6
G	DQ15	NC	A12	A13	$\overline{\text{WE}}$	DQ7
H	NC	A8	A9	A10	A11	NC

44 - TSOP2 : Top view



PIN DESCRIPTION

Name	Function	Name	Function
$\overline{\text{CS1}}, \text{CS2}$	Chip Select inputs	V_{CC}	Power Supply
$\overline{\text{OE}}$	Output Enable input	V_{SS}	Ground
$\overline{\text{WE}}$	Write Enable input	$\overline{\text{UB}}$	Upper Byte (DQ8~DQ15)
A0~A17	Address inputs	$\overline{\text{LB}}$	Lower Byte (DQ0~DQ7)
DQ0~DQ15	Data inputs/outputs	NC	No Connection



LOW POWER, 256K x 16 SRAM

ABSOLUTE MAXIMUM RATINGS¹⁾

Parameter	Symbol	Ratings	Unit
Voltage on Any Pin Relative to Vss	V_{IN}, V_{OUT}	-0.2 to 4.0	V
Voltage on Vcc supply relative to Vss	V_{CC}	-0.2 to 4.0	V
Power Dissipation	P_D	1.0	W
Operating Temperature	T_A	-40 to 85	°C

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

FUNCTIONAL DESCRIPTION

$\overline{CS1}$	$CS2$	\overline{OE}	\overline{WE}	\overline{LB}	\overline{UB}	DQ0~7	DQ8~15	Mode	Power
H	X	X	X	X	X	High-Z	High-Z	Deselected	Stand by
X	L	X	X	X	X	High-Z	High-Z	Deselected	Stand by
X	X	X	X	H	H	High-Z	High-Z	Deselected	Stand by
L	H	H	H	L	X	High-Z	High-Z	Output Disabled	Active
L	H	H	H	X	L	High-Z	High-Z	Output Disabled	Active
L	H	L	H	L	H	Data Out	High-Z	Lower Byte Read	Active
L	H	L	H	H	L	High-Z	Data Out	Upper Byte Read	Active
L	H	L	H	L	L	Data Out	Data Out	Word Read	Active
L	H	X	L	L	H	Data In	High-Z	Lower Byte Write	Active
L	H	X	L	H	L	High-Z	Data In	Upper Byte Write	Active
L	H	X	L	L	L	Data In	Data In	Word Write	Active

NOTE : X means don't care. (Must be low or high state)



LOW POWER, 256K x 16 SRAM

RECOMMENDED DC OPERATING CONDITIONS ¹⁾

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{CC}	2.7	3.3	3.6	V
Ground	V_{SS}	0	0	0	V
Input high voltage	V_{IH}	2.2	-	$V_{CC} + 0.2^{2)}$	V
Input low voltage	V_{IL}	-0.2 ³⁾	-	0.6	V

1. $T_A = -40$ to 85°C , otherwise specified
2. Overshoot: $V_{CC} + 2.0$ V in case of pulse width ≤ 20 ns
3. Undershoot: -2.0 V in case of pulse width ≤ 20 ns
4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE ¹⁾ ($f = 1\text{MHz}$, $T_A = 25^\circ\text{C}$)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	C_{IN}	$V_{IN} = 0\text{V}$	-	8	pF
Input/Output capacitance	C_{IO}	$V_{IO} = 0\text{V}$	-	10	pF

1. Capacitance is sampled, not 100% tested.

DC AND OPERATING CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit	
Input leakage current	I_{LI}	$V_{IN} = V_{SS}$ to V_{CC}	-1	-	1	μA	
Output leakage current	I_{LO}	$\overline{CS}_1 = V_{IH}$ or $CS_2 = V_{IL}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$ or $\overline{LB} = \overline{UB} = V_{IH}$ $V_{IO} = V_{SS}$ to V_{CC}	-1	-	1	μA	
Operating power supply	I_{CC}	$I_{IO} = 0\text{mA}$, $\overline{CS}_1 = V_{IL}$, $CS_2 = \overline{WE} = V_{IH}$, $V_{IN} = V_{IH}$ or V_{IL}	-	-	3	mA	
Average operating current	I_{CC1}	Cycle time = $1\mu\text{s}$, 100% duty, $I_{IO} = 0\text{mA}$, $\overline{CS}_1 \leq 0.2\text{V}$, $\overline{LB} \leq 0.2\text{V}$ or/and $\overline{UB} \leq 0.2\text{V}$, $CS_2 \geq V_{CC} - 0.2\text{V}$, $V_{IN} \leq 0.2\text{V}$ or $V_{IN} \geq V_{CC} - 0.2\text{V}$	-	-	3	mA	
		Cycle time = Min, $I_{IO} = 0\text{mA}$, 100% duty, $\overline{CS}_1 = V_{IL}$, $CS_2 = V_{IH}$, $\overline{LB} = V_{IL}$ or/and $\overline{UB} = V_{IL}$, $V_{IN} = V_{IL}$ or V_{IH}	45ns	-	-	35	mA
			55ns	-	-	30	
			70ns	-	-	25	
Output low voltage	V_{OL}	$I_{OL} = 2.1\text{mA}$	-	-	0.4	V	
Output high voltage	V_{OH}	$I_{OH} = -1.0\text{mA}$	2.4	-	-	V	
Standby Current (TTL)	I_{SB}	$\overline{CS}_1 = V_{IH}$, $CS_2 = V_{IL}$, Other inputs = V_{IH} or V_{IL}	-	-	0.3	mA	
Standby Current (CMOS)	I_{SB1}	$\overline{CS}_1 \geq V_{CC} - 0.2\text{V}$, $CS_2 \geq V_{CC} - 0.2\text{V}$ (\overline{CS}_1 controlled) or $0\text{V} \leq CS_2 \leq 0.2\text{V}$ (CS_2 controlled), Other inputs = $0 \sim V_{CC}$ (Typ. condition : $V_{CC} = 3.3\text{V}$ @ 25°C) (Max. condition : $V_{CC} = 3.6\text{V}$ @ 85°C)	LL LF	-	0.25 ¹⁾	4 μA	

1. Typical values are measured at $V_{CC} = 3.3\text{V}$, $T_A = 25^\circ\text{C}$ and not 100% tested.



LOW POWER, 256K x 16 SRAM

AC OPERATING CONDITIONS

Test Conditions (Test Load and Test Input/Output Reference)

Input Pulse Level : 0.4 to 2.2V

Input Rise and Fall Time : 5ns

Input and Output reference Voltage : 1.5V

Output Load (See right) : $CL^{(1)} = 100pF + 1\ TTL(70ns)$


$CL^{(1)} = 30pF + 1\ TTL(45ns/55ns)$

1. Including scope and Jig capacitance

2. $R_1=3070\Omega$, $R_2=3150\Omega$

3. $V_{TM}=2.8V$

4. $CL = 5pF + 1\ TTL$ (measurement with tLZ, tOLZ, tHZ, tOHZ, tWHZ)



READ CYCLE ($V_{cc} = 2.7$ to $3.6V$, $Gnd = 0V$, $T_A = -40^\circ C$ to $+85^\circ C$)

Parameter	Symbol	45ns		55ns		70ns		Unit
		Min	Max	Min	Max	Min	Max	
Read cycle time	t_{RC}	45	-	55	-	70	-	ns
Address access time	t_{AA}	-	45	-	55	-	70	ns
Chip select to output	t_{CO1}, t_{CO2}	-	45	-	55	-	70	ns
Output enable to valid output	t_{OE}	-	20	-	25	-	35	ns
$\overline{UB}, \overline{LB}$ access time	t_{BA}	-	45	-	55	-	70	ns
Chip select to low-Z output	t_{LZ1}, t_{LZ2}	10	-	10	-	10	-	ns
$\overline{UB}, \overline{LB}$ enable to low-Z output	t_{BLZ}	5	-	5	-	5	-	ns
Output enable to low-Z output	t_{OLZ}	5	-	5	-	5	-	ns
Chip disable to high-Z output	t_{HZ1}, t_{HZ2}	0	20	0	20	0	25	ns
$\overline{UB}, \overline{LB}$ disable to high-Z output	t_{BHZ}	0	20	0	20	0	25	ns
Output disable to high-Z output	t_{OHZ}	0	20	0	20	0	25	ns
Output hold from address change	t_{OH}	10	-	10	-	10	-	ns

WRITE CYCLE ($V_{cc} = 2.7$ to $3.6V$, $Gnd = 0V$, $T_A = -40^\circ C$ to $+85^\circ C$)


Parameter	Symbol	45ns		55ns		70ns		Unit
		Min	Max	Min	Max	Min	Max	
Write cycle time	t_{WC}	45	-	55	-	70	-	ns
Chip select to end of write	t_{CW1}, t_{CW2}	35	-	45	-	60	-	ns
Address setup time	t_{AS}	0	-	0	-	0	-	ns
Address valid to end of write	t_{AW}	35	-	45	-	60	-	ns
$\overline{UB}, \overline{LB}$ valid to end of write	t_{BW}	35	-	45	-	60	-	ns
Write pulse width	t_{WP}	35	-	40	-	55	-	ns
Write recovery time	t_{WR}	0	-	0	-	0	-	ns
Write to output high-Z	t_{WHZ}	0	20	0	20	0	25	ns
Data to write time overlap	t_{DW}	25	-	25	-	30	-	ns
Data hold from write time	t_{DH}	0	-	0	-	0	-	ns
End write to output low-Z	t_{OW}	5	-	5	-	5	-	ns




LOW POWER, 256K x 16 SRAM

TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS}=\overline{OE}=V_{IL}$, $\overline{WE}=V_{IH}$, \overline{UB} or/and $\overline{LB}=V_{IL}$)



TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE} = V_{IH}$)




NOTES (READ CYCLE)

- $t_{HZ1,2}$ and t_{OHZ} are defined as the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- At any given temperature and voltage condition, $t_{HZ1,2}(\text{Max.})$ is less than $t_{LZ1,2}(\text{Min.})$ both for a given device and from device to device interconnection.




LOW POWER, 256K x 16 SRAM

TIMING WAVEFORM OF WRITE CYCLE(1) (\overline{WE} Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) ($\overline{CS1}$ Controlled)





LOW POWER, 256K x 16 SRAM


TIMING WAVEFORM OF WRITE CYCLE(3) (CS2 Controlled)





LOW POWER, 256K x 16 SRAM

TIMING WAVEFORM OF WRITE CYCLE(4) (\overline{UB} , \overline{LB} Controlled)



NOTES (WRITE CYCLE)

1. A write occurs during the overlap(t_{WP}) of low $\overline{CS1}$ a high CS2 and low \overline{WE} . A write begins at the latest transition among $\overline{CS1}$ goes low, CS2 goes high and \overline{WE} goes low. A write ends at the earliest transition when $\overline{CS1}$ goes high, CS2 goes high and \overline{WE} goes high. The t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the $\overline{CS1}$ going low to end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as $\overline{CS1}$ or \overline{WE} going high.



LOW POWER, 256K x 16 SRAM



DATA RETENTION CHARACTERISTICS

Parameter	Symbol	Test Condition	Min	Typ ²⁾	Max	Unit
V _{CC} for Data Retention	V _{DR}	I _{SB1} Test Condition (Chip Disabled) ¹⁾	1.5	-	3.6	V
Data Retention Current	I _{DR}	V _{CC} =1.5V, I _{SB1} Test Condition (Chip Disabled) ¹⁾	-	0.5	4	μA
Chip Deselect to Data Retention Time	t _{SDR}	See data retention wave form	0	-	-	ns
Operation Recovery Time	t _{RDR}		t _{RC}	-	-	

NOTES

1. See the I_{SB1} measurement condition of datasheet page 5.
2. Typical values are measured at T_A=25°C and not 100% tested.

DATA RETENTION WAVE FORM






LOW POWER, 256K x 16 SRAM

PACKAGE DIMENSION

44 - TSOP2 (0.8mm pin pitch)

Unit : millimeters / inches


44 PIN THIN SMALL OUTLINE PACKAGE TYPE II (400F)





LOW POWER, 256K x 16 SRAM

VFBGA 48 BALLS (6X7X1 0.75mm ball pitch)



SYMBOL	DIMENSION (MM)		
	MIN.	NOM.	MAX.
A	--	--	1.00
A1	0.22	--	0.32
A2	0.21 REF		
A3	0.45 REF		
b	0.32	--	0.42
D	5.90	6.00	6.10
E	6.90	7.00	7.10
D1	3.75 BSC.		
E1	5.25 BSC.		
eE	0.75 BSC.		
eD	0.75 BSC.		
aaa	0.15		
bbb	--	--	0.100
ccc	--	--	0.080
ddd	--	--	0.080

NOTES.

- 1). DIMENSION b IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO DATUM PLANE Z.
- 2). DATUM Z (SEATING PLANE) IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- 3). PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.



LOW POWER, 256K x 16 SRAM

Ordering Information

Alliance	Organization	VCC Range	Package	Operating Temp	Speed ns
AS6C4016A-55ZIN	256K x 16	2.7 ~ 3.6V	44-TSOP2	Industrial (-40 ~ 85°C)	55
AS6C4016A-55BIN	256K x 16	2.7 ~ 3.6V	VFBGA-48	Industrial (-40 ~ 85°C)	55
AS6C4016A-45ZIN	256K x 16	2.7 ~ 3.6V	44-TSOP2	Industrial (-40 ~ 85°C)	45
AS6C4016A-45BIN	256K x 16	2.7 ~ 3.6V	VFBGA-48	Industrial (-40 ~ 85°C)	45

Part Numbering System

AS6C	4016	-55	X	X	N
low power SRAM prefix	Device Number 40 = 4M 16 = x16	Access Time	Package Option 44pin TSOP II 48ball TFBGA	Temperature Range I = Industrial (-40 to + 85°C)	N = Lead Free RoHS compliant part