

This IC, developed by using CMOS technology, is a high side switch with the current monitor function.

When the Pch output transistor is turned on, voltage is supplied to the load connected to the VOUT pin. The current monitor measures the current flowing to the high side switch, outputs the voltage according to the load current, and limits the current value from exceeding the set value.

In addition, this IC has the ON / OFF circuit to control the Pch output transistor's status, ON and OFF, and the thermal shutdown circuit to limit overheating.

ABLIC Inc. offers FIT rate calculated based on actual customer usage conditions in order to support customer functional safety design.

For more information regarding our FIT rate calculation, contact our sales representatives.

Caution This product can be used in vehicle equipment and in-vehicle equipment. Before using the product in the purpose, contact to ABLIC Inc. is indispensable.

■ Features

- Input voltage: 4.5 V to 36.0 V
- Current consumption: During operation: 55 μ A typ., 95 μ A max. ($T_j = -40^\circ\text{C}$ to $+150^\circ\text{C}$)
During power-off: 0.6 μ A typ., 2.0 μ A max. ($T_j = -40^\circ\text{C}$ to $+125^\circ\text{C}$)
- ON resistance: $R_{ON} = 0.6 \Omega$ typ., 1.0 Ω max. ($T_j = -40^\circ\text{C}$ to $+125^\circ\text{C}$)
- Limit current: 100 mA to 300 mA, selectable in 10 mA step
- Limit current accuracy: $\pm 10\%$ ($I_{LIM(S)} = 200 \text{ mA to } 300 \text{ mA}$)
- Current monitor function: Possible to monitor load current by monitoring the CSO pin voltage.
- Built-in thermal shutdown circuit: Latch type*1, detection temperature 170°C typ.
- Built-in overvoltage detection circuit: Detects an output short-circuit of the higher voltage.
- Built-in ON / OFF circuit: Ensures long battery life.
- Under voltage lockout function (UVLO): 2.6 V typ. (Detection voltage)
- Operation temperature range: $T_a = -40^\circ\text{C}$ to $+125^\circ\text{C}$
- Lead-free (Sn 100%), halogen-free
- AEC-Q100 in process*2

*1. Please contact our sales representatives for products with hysteresis type.

*2. Contact our sales office for details.


■ Applications

- Remote LNA phantom power such as GPS antenna
- ADAS locator
- e-call
- Car navigation system
- Car audio system

■ Package

- HSNT-8(2030)

■ Block Diagram



*1. Parasitic diode

*2. The ON / OFF circuit and the UVLO circuit control the internal circuit, the Pch output transistor and the Nch output transistor.


Figure 1

■ AEC-Q100 in Process

Contact our sales representatives for details of AEC-Q100 reliability specification.

■ Product Name Structure

1. Product name



- *1. Refer to the tape drawing.
- *2. Refer to "4. Product name list".
- *3. Refer to "2. Function list of product types".

2. Function list of product types

Table 1

Product Type	ON / OFF Logic	Thermal Shutdown Circuit
B	Active "H"	Latch type

Remark Please contact our sales representatives for products with hysteresis type.

3. Package

Table 2 Package Drawing Codes

Package Name	Dimension	Tape	Reel	Land
HSNT-8(2030)	PP008-A-P-SD	PP008-A-C-SD	PP008-A-R-SD	PP008-A-L-SD

4. Product name list

ON / OFF logic: Active "H"
Thermal shutdown circuit: Latch type

Table 3

Limit Current	HSNT-8(2030)
100 mA ± 15%	S-19682B10A-A8T1U4
200 mA ± 10%	S-19682B20A-A8T1U4
300 mA ± 10%	S-19682B30A-A8T1U4

Remark Please contact our sales representatives for products other than the above.

■ Pin Configuration

1. HSNT-8(2030)




Table 4

Pin No.	Symbol	Description
1	VIN	Voltage input pin
2	NC*2	No connection
3	EN	Enable pin
4	VSS	GND pin
5	CSO	Current sense output pin and status output pin
6	INT	Interrupt signal output pin
7	NC*2	No connection
8	VOUT	Voltage output pin

Figure 2

- *1. Connect the heat sink of backside at shadowed area to the board, and set electric potential GND. However, do not use it as the function of electrode.
- *2. The NC pin is electrically open.
The NC pin can be connected to the VIN or the VSS pin.

■ **Absolute Maximum Ratings**

Table 5

(T_j = -40°C to +150°C unless otherwise specified)

Item	Symbol	Absolute Maximum Rating	Unit
Input voltage	V _{IN}	V _{SS} - 0.3 to V _{SS} + 45	V
	V _{EN}	V _{SS} - 0.3 to V _{IN} + 0.3 ≤ V _{SS} + 45	V
Output voltage	V _{OUT}	V _{SS} - 0.3 to V _{IN} + 1 ≤ V _{SS} + 45	V
	V _{CSO}	V _{SS} - 0.3 to V _{IN} + 0.3 ≤ V _{SS} + 7	V
	V _{INT}	V _{SS} - 0.3 to V _{SS} + 7	V
Output current	I _{OUT}	500	mA
	I _{INT}	13.2	mA
Junction temperature	T _j	-40 to +150	°C
Operation ambient temperature	T _{opr}	-40 to +125	°C
Storage temperature	T _{stg}	-40 to +150	°C

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

■ **Thermal Resistance Value**

Table 6

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	
Junction-to-ambient thermal resistance*1	θ _{JA}	HSNT-8(2030)	Board A	-	181	-	°C/W
			Board B	-	135	-	°C/W
			Board C	-	40	-	°C/W
			Board D	-	42	-	°C/W
			Board E	-	32	-	°C/W

*1. Test environment: compliance with JEDEC STANDARD JESD51-2A

Remark Refer to "■ Thermal Characteristics" for details of power dissipation and test board.

■ **Recommended Operation Conditions**

Table 7

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Input voltage	V _{IN}	-	4.5	-	36.0	V
EN pin voltage	V _{EN}	-	0	-	V _{IN}	V
Input capacitance	C _{IN}	-	0.1	-	-	μF
Output capacitance	C _L	-	-	0.1	-	μF
Current sense output capacitance	C _{CSO}	-	0.01	0.1	1.0	μF
External pull-up resistor for INT pin	R _{INT}	-	3	-	-	kΩ

■ **Electrical Characteristics**

Table 8

($V_{IN} = 13.5\text{ V}$, $T_j = -40^\circ\text{C}$ to $+150^\circ\text{C}$ unless otherwise specified)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Test Circuit
Current consumption during operation	I_{SS1}	$V_{EN} = V_{IN}$, $I_{OUT} = 0\text{ mA}$	–	55	95	μA	1
Current consumption during power-off	I_{SS2}	$V_{EN} = 0\text{ V}$, $I_{OUT} = 0\text{ mA}$ $T_j = -40^\circ\text{C}$ to $+125^\circ\text{C}$	–	0.6	2.0	μA	1
ON resistance*1	R_{ON}	$V_{EN} = V_{IN}$, $V_{IN} \geq 5.0\text{ V}$ $T_j = -40^\circ\text{C}$ to $+125^\circ\text{C}$	–	0.6	1.0	Ω	2
Output OFF leakage current	$I_{LEAK,VOUT}$	$V_{EN} = 0\text{ V}$, $V_{OUT} = 0\text{ V}$ $T_j = -40^\circ\text{C}$ to $+125^\circ\text{C}$	–	0	2.0	μA	3
Limit current*2	I_{LIM}	$200\text{ mA} \leq I_{LIM(S)} \leq 300\text{ mA}$	$I_{LIM(S)} \times 0.9$	$I_{LIM(S)}$	$I_{LIM(S)} \times 1.1$	mA	3
		$150\text{ mA} \leq I_{LIM(S)} < 200\text{ mA}$	$I_{LIM(S)} \times 0.88$	$I_{LIM(S)}$	$I_{LIM(S)} \times 1.12$	mA	3
		$100\text{ mA} \leq I_{LIM(S)} < 150\text{ mA}$	$I_{LIM(S)} \times 0.85$	$I_{LIM(S)}$	$I_{LIM(S)} \times 1.15$	mA	3
Current limit voltage for CSO pin	V_{CSO_lim}	–	2.38	2.55	2.65	V	3
Output voltage during thermal shutdown detection of CSO pin	V_{CSO_TSD}	–	2.65	2.80	2.95	V	–
Output voltage during overvoltage detection of CSO pin	V_{CSO_OVD}	$V_{OUT} > V_{IN} + 0.3\text{ V}$	3.00	3.10	3.20	V	3
Interrupt output voltage "L"	$V_{OL,INT}$	$V_{DD} = 5.0\text{ V}$, $R_{INT} = 3\text{ k}\Omega$	–	–	0.4	V	4
Interrupt output leakage current	$I_{LEAK,INT}$	$V_{DS} = 5.0\text{ V}$	–	–	1.0	μA	5
EN pin input voltage "H"	V_{SH}	–	2.0	–	–	V	6
EN pin input voltage "L"	V_{SL}	–	–	–	0.8	V	6
EN pin input current "H"	I_{SH}	$V_{EN} = V_{IN}$	–	0.1	1.0	μA	6
EN pin input current "L"	I_{SL}	$V_{EN} = 0\text{ V}$	–0.2	0	0.2	μA	6
Thermal shutdown detection temperature	T_{SD}	Junction temperature	–	170	–	$^\circ\text{C}$	–
Overvoltage detection voltage	V_{OVD+}	–	–	$V_{IN} + 0.12$	–	V	–
Overvoltage release voltage	V_{OVD-}	–	–	$V_{IN} + 0.06$	–	V	–
UVLO detection voltage	V_{UVLO-}	–	2.1	2.6	–	V	–
UVLO release voltage	V_{UVLO+}	–	–	2.8	3.3	V	–
Turn-ON delay time*3	$t_{d,ON}$	$I_{OUT} = 50\text{ mA}$, $C_L = 0.1\text{ }\mu\text{F}$	20	75	160	μs	7
Turn-OFF delay time*3	$t_{d,OFF}$	$I_{OUT} = 50\text{ mA}$, $C_L = 0.1\text{ }\mu\text{F}$	5	15	60	μs	7
Turn-ON time*3	t_{ON}	$I_{OUT} = 50\text{ mA}$, $C_L = 0.1\text{ }\mu\text{F}$	25	85	180	μs	7
Turn-OFF time*3	t_{OFF}	$I_{OUT} = 50\text{ mA}$, $C_L = 0.1\text{ }\mu\text{F}$	10	35	100	μs	7
Current sense output voltage settling time 1*4	$t_{set,CS1}$	$C_{CSO} = 0.1\text{ }\mu\text{F}$	–	–	$\frac{450}{I_{LIM(S)}[\text{A}]}$	μs	–
Current sense output voltage settling time 2*4	$t_{set,CS2}$	$C_{CSO} = 0.1\text{ }\mu\text{F}$	–	–	$\frac{450}{I_{LIM(S)}[\text{A}]}$	μs	–
Interrupt "L" output delay time*5	$t_{dL,INT}$	–	–	500	–	μs	8

- *1. $R_{ON} = \frac{(V_{IN} - V_{OUT})}{I_{OUT}}$
- *2. I_{LIM} : Actual limit current
 $I_{LIM(S)}$: Set limit current
 Attention should be paid to the power dissipation when the output current is large.
- *3. Refer to **Figure 3**.
- *4. Refer to **Figure 4**. This specification is guaranteed by design.
- *5. The time from when CSO pin voltage (V_{CSO}) exceeds V_{CSO_lim} to when the \overline{INT} pin starts to output "L" level voltage.




Figure 3




Figure 4

■ Test Circuits




Figure 5 Test circuit 1




Figure 6 Test circuit 2




Figure 7 Test circuit 3




Figure 8 Test circuit 4




Figure 9 Test circuit 5




Figure 10 Test circuit 6




Figure 11 Test circuit 7





Figure 12 Test circuit 8

■ **Standard Circuit**




- *1. C_{IN} is a capacitor for stabilizing the input.
- *2. C_L is a capacitor for stabilizing the output.
- *3. C_{CSO} is a capacitor for stabilizing the CSO pin output.
- *4. R_{INT} is the external pull-up resistor for the \overline{INT} pin.
- *5. D_1 is a protection Schottky-barrier diode (SBD) for limiting the negative voltage caused by load circuit. Necessity of D_1 depends on the load circuit connected to output in the application.

Figure 13

Caution The above connection diagram will not guarantee successful operation.
 Perform thorough evaluation using the actual application to set the constants.

■ Application Circuit

- With rectifier diode for reverse current protection in input line



*1. D₂ is a rectifier diode for preventing reverse current (I_{REV}) from output to input.

Figure 14

Caution The above connection diagram and constants will not guarantee successful operation. Perform thorough evaluation using the actual application to set the constants.

Remark In Figure 14, D₂ is inserted between the input line and VIN pin so that the overvoltage detection circuit operates by detecting the overvoltage of the VOUT pin. If the rectifier diode is inserted between the VOUT pin and output line unlike Figure 14, the reverse current protection functions, but this IC cannot detect the overvoltage of the output line because the overvoltage of the VOUT pin does not occur.

■ **Operation**

1. **Basic operation**


Figure 15 shows the block diagram of this IC to describe the basic operation.

Connect an external power supply to the VIN pin and a load to the VOUT pin. Due to the IC internal control signal, the Pch output transistor is turned on or off, and the switch operation is performed between the VIN pin and the VOUT pin.

When the Pch output transistor is turned on, the VIN pin and the VOUT pin are connected. Since the output current which flows from the VOUT pin to the load (I_{OUT}) is supplied from VIN pin via the Pch output transistor, the current which flows in Pch output transistor will be I_{OUT} .

Since a voltage drop (V_{drop}) occurs by flowing I_{OUT} in the Pch output transistor with ON resistance (R_{ON}), the voltage supplied to the load (V_{OUT}) is calculated by using formula (1).

$$(1) \quad V_{OUT} = V_{IN} - I_{OUT} \times R_{ON}$$



*1. Parasitic diode

Figure 15


2. Current monitor operation

Figure 16 shows the current monitor block diagram of this IC.

The current monitor measures the current flowing to the Pch output transistor and outputs voltage to the CSO pin by the magnification corresponding to the constant defined by internal circuits.

The current sense amplifier operates so that the sense current (I_{CSO}) flowing to the current sense resistor (R_{CSO}) is proportional to the output current (I_{OUT}). In result, the CSO pin voltage (V_{CSO}) is set as $V_{CSO} = I_{CSO} \times R_{CSO}$ and proportional to the output current (I_{OUT}). Figure 17 shows the relation between V_{CSO} and I_{OUT} for 2 types of set limit current value.


If the V_{CSO} reaches the current limit voltage for CSO pin (V_{CSO_lim}), this IC becomes overcurrent limit operation status and controls the current flowing in the Pch output transistor as limit current (I_{LIM}) by lowering the output voltage (V_{OUT}). The \overline{INT} pin outputs V_{SS} level during the overcurrent limit operation.



*1. Parasitic diode

Figure 16

- Caution**
1. Mounted board layout should be made in such a way that no or enough less DC current flows into or from CSO pin since the effective I_{CSO} changes, otherwise correct I_{LIM} may not be provided.
 2. The above connection diagram will not guarantee successful operation. Perform thorough evaluation using an actual application circuit.



*1. Current limit voltage for CSO pin

Figure 17

Table 9

Current Limit Circuit	VO _{UT} Pin Voltage	CSO Pin Voltage	INT ⁻ Pin Voltage
Detect	$I_{LIM} \times R_L$	2.55 V typ.	V _{SS} level
Release	Set value	Set value	Pull-up level

Remark The set limit current value ($I_{LIM(S)}$) is selectable from 100 mA to 300 mA in 10 mA step.

3. EN pin

This pin starts and stops the switch operation and the current monitor operation. When the EN pin is set to OFF, the internal circuit stops operating and the Pch output transistor and the Nch output transistor (the $\overline{\text{INT}}$ pin) are turned off, reducing current consumption significantly.

The internal equivalent circuit related to the EN pin is configured as shown in **Figure 18**. The EN pin is internally pulled down to the VSS pin in the floating status, so the VOUT pin is set to the VSS level. For the EN pin current, refer to the EN pin input current "H" in "■ **Electrical Characteristics**".

The current consumption increases when a voltage of 0.6 V to $V_{\text{IN}} - 0.3$ V is applied to the EN pin, so caution should be exercised.

Table 10

Product Type	EN Pin	Internal Circuit	VOUT Pin Voltage	CSO Pin Voltage	$\overline{\text{INT}}$ Pin Voltage	Current Consumption
B	"H": ON	Operate	$V_{\text{IN}} - V_{\text{drop}}^{*1}$	Set value	Set value	I_{SS1}
B	"L": OFF	Stop	VSS level ^{*2}	Pull-down level	Pull-up level	I_{SS2}

*1. A voltage drop occurs by flowing I_{OUT} in Pch output transistor with ON resistance (R_{ON}).

$$V_{\text{drop}} = R_{\text{ON}} \times I_{\text{OUT}}$$




Figure 18

4. Thermal shutdown circuit

This IC has a built-in thermal shutdown circuit to limit overheating.

When the junction temperature increases to 170°C typ., the thermal shutdown circuit becomes the detection status, and the Pch output transistor is turned off. Even if the junction temperature would decrease, the thermal shutdown circuit detection status is latched and the Pch output transistor remains in the status, OFF.

The thermal shutdown circuit detection status latch is released by using the EN pin to set the IC power-off status or lowering the input voltage (V_{IN}) to change the UVLO circuit to the detection status.

Set the V_{IN} 2.1 V or lower in order to change the UVLO circuit to the detection status.

- Caution 1.** When a steep fluctuation of the V_{IN} occurs, the thermal shutdown circuit may become the detection status even if the junction temperature would not reach 170°C typ., so pay enough attention to the V_{IN} to ensure stable status sufficiently. Perform thorough evaluation using the actual application.
2. If the VOUT pin is steeply shorted with GND, a negative voltage exceeding the absolute maximum ratings may occur in the VOUT pin due to resonance phenomenon of the inductance and the capacitance including C_L on the application. When a negative voltage exceeding the absolute maximum rating occurs, the thermal shutdown circuit may become the detection status even if the junction temperature would not reach 170°C typ. If V_{OUT} does not rise when the short-circuit is eliminated after the VOUT pin is steeply shorted with the GND, release the detection status latch.

5. Overvoltage detection circuit

This IC detects the overvoltage when the output voltage is $V_{OUT} \geq V_{IN} + 0.12 \text{ V typ.}$

When overvoltage is detected, the Pch output transistor is turned off, and the CSO pin voltage increases to 3.10 V typ. The INT pin outputs V_{SS} level.

Table 11

Overvoltage Detection Circuit	VOUT Pin Voltage	CSO Pin Voltage	INT Pin Voltage
Detect	$V_{OUT} \geq V_{IN} + 0.12 \text{ V typ.}$	3.10 V typ.	V_{SS} level
Release	$V_{OUT} < V_{IN} + 0.06 \text{ V typ.}$	Set value	Pull-up level




Figure 19

6. Under voltage lockout function (UVLO)

This IC has a built-in UVLO circuit. When input voltage (V_{IN}) drops lower than the UVLO detection voltage (V_{UVLO-}), the internal circuit stops operating and the Pch output transistor and the Nch output transistor (INT pin) are turned off. In the latch type thermal shutdown circuit, the detection status latch is released.

When the V_{IN} rises higher than the UVLO release voltage (V_{UVLO+}), the internal circuit starts operating. The V_{UVLO-} is 2.6 V typ. and the V_{UVLO+} is 2.8 V typ.

Even if the V_{IN} is higher than the V_{UVLO+} immediately after power supply startup, the Pch output transistor and the Nch output transistor (INT pin) are turned off until the internal IC operates stably.




Figure 20


7. The CSO pin and the $\overline{\text{INT}}$ pin output function

This IC can discriminate on which one of the following 4 statuses it is operating by monitoring the CSO pin voltage.

- Normal status
- Overcurrent status
- Overheat status
- Overvoltage status


This IC can also discriminate on which one of the following 2 statuses it is operating by monitoring the $\overline{\text{INT}}$ pin voltage.

- Normal status
- Overcurrent, overheat or overvoltage status



*1. Parasitic diode

Figure 21



- *1. Output voltage during overvoltage detection of CSO pin
- *2. Output voltage during thermal shutdown detection of CSO pin
- *3. Current limit voltage for CSO pin
- *4. Pull-up voltage

Figure 22

■ Precautions


- The wiring patterns for the power supply and GND should be designed so that the impedance is low. When mounting the input capacitor (C_{IN}) between the VIN pin and the VSS pin, and the output capacitor (C_L) between the VOUT pin and the VSS pin, connect them as close as possible to the respective destination pins of the IC.
- The following use conditions are recommended to ensure stable operation of this IC; however, perform thorough evaluation including the temperature characteristics with an actual application to select C_{IN} , C_L and C_{CSO} .

Input capacitor (C_{IN}):	A ceramic capacitor with 0.1 μ F or more is recommended.
Output capacitor (C_L):	A ceramic capacitor with 0.1 μ F is recommended.
Capacitor for stabilizing the CSO pin output (C_{CSO}):	A ceramic capacitor with 0.01 μ F to 1 μ F is recommended.


- If the VOUT pin is steeply shorted with GND, a negative voltage exceeding the absolute maximum ratings may occur in the VOUT pin due to resonance phenomenon of the inductance and the capacitance including C_L on the application. The resonance phenomenon is expected to be weakened by inserting a series resistance into the resonance path, and the negative voltage is expected to be limited by inserting a protection diode between the VOUT pin and the VSS pin.
- Make sure of the conditions for the input voltage (V_{IN}) and the load current so that the internal loss does not exceed the power dissipation.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- ABLIC Inc. claims no responsibility for any disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.

■ Characteristics (Typical Data)


1. Current consumption during operation (I_{SS1}) vs. Input voltage (V_{IN})



2. Current consumption during operation (I_{SS1}) vs. Temperature (T_a)




3. ON resistance (R_{ON}) vs. Input voltage (V_{IN})




4. ON resistance (R_{ON}) vs. Temperature (T_a)


4.1 $V_{IN} = 5.0 V$



4.2 $V_{IN} = 13.5 V$




5. Output OFF leakage current ($I_{LEAK,VOUT}$) vs. Temperature (T_a)




6. Limit current (I_{LIM}) vs. Temperature (T_a)


6.1 $I_{LIM(S)} = 100\text{ mA}$




6.2 $I_{LIM(S)} = 300\text{ mA}$




7. $\overline{I_{INT}}$ pin output current (I_{INT}) vs. $\overline{I_{INT}}$ pin voltage (V_{INT})




8. $\overline{I_{INT}}$ pin output current (I_{INT}) vs. Input voltage (V_{IN})




9. EN pin input voltage "H" (V_{SH}), EN pin input voltage "L" (V_{SL}) vs. Temperature (T_a)




10. Overvoltage detection voltage (V_{OVD+}), Overvoltage release voltage (V_{OVD-}) vs. Temperature (T_a)




11. UVLO detection voltage (V_{UVLO-}), UVLO release voltage (V_{UVLO+}) vs. Temperature (T_a)



12. Turn-ON time (t_{ON}), Turn-ON delay time ($t_{d,ON}$) vs. Temperature (T_a)




13. Turn-OFF time (t_{OFF}), Turn-OFF delay time ($t_{d,OFF}$) vs. Temperature (T_a)




14. Transient characteristics

14.1 Turn on




14.2 Turn off




■ Power Dissipation

HSNT-8(2030)




Board	Power Dissipation (Pd)
A	0.69 W
B	0.93 W
C	3.13 W
D	2.98 W
E	3.91 W

HSNT-8(2030) Test Board


 IC Mount Area

(1) Board A




Item	Specification	
Size [mm]	114.3 x 76.2 x t1.6	
Material	FR-4	
Number of copper foil layer	2	
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070
	2	-
	3	-
	4	74.2 x 74.2 x t0.070
Thermal via	-	

(2) Board B



Item	Specification	
Size [mm]	114.3 x 76.2 x t1.6	
Material	FR-4	
Number of copper foil layer	4	
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070
	2	74.2 x 74.2 x t0.035
	3	74.2 x 74.2 x t0.035
	4	74.2 x 74.2 x t0.070
Thermal via	-	

(3) Board C



Item	Specification	
Size [mm]	114.3 x 76.2 x t1.6	
Material	FR-4	
Number of copper foil layer	4	
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070
	2	74.2 x 74.2 x t0.035
	3	74.2 x 74.2 x t0.035
	4	74.2 x 74.2 x t0.070
Thermal via	Number: 4 Diameter: 0.3 mm	




enlarged view

No. HSNT8-A-Board-SD-2.0

HSNT-8(2030) Test Board

 IC Mount Area

(4) Board D




Item	Specification	
Size [mm]	114.3 x 76.2 x t1.6	
Material	FR-4	
Number of copper foil layer	4	
Copper foil layer [mm]	1	Pattern for heat radiation: 2000mm ² t0.070
	2	74.2 x 74.2 x t0.035
	3	74.2 x 74.2 x t0.035
	4	74.2 x 74.2 x t0.070
Thermal via	-	



enlarged view

(5) Board E




Item	Specification	
Size [mm]	114.3 x 76.2 x t1.6	
Material	FR-4	
Number of copper foil layer	4	
Copper foil layer [mm]	1	Pattern for heat radiation: 2000mm ² t0.070
	2	74.2 x 74.2 x t0.035
	3	74.2 x 74.2 x t0.035
	4	74.2 x 74.2 x t0.070
Thermal via	Number: 4 Diameter: 0.3 mm	



enlarged view




No. HSNT8-A-Board-SD-2.0



\ast The heat sink of back side has different electric potential depending on the product.
 Confirm specifications of each product.
 Do not use it as the function of electrode.


No. PP008-A-P-SD-2.0

TITLE	HSNT-8-A-PKG Dimensions
No.	PP008-A-P-SD-2.0
ANGLE	
UNIT	mm
ABLIC Inc.	




No. PP008-A-C-SD-1.0

TITLE	HSNT-8-A-Carrier Tape
No.	PP008-A-C-SD-1.0
ANGLE	
UNIT	mm
ABLIC Inc.	




Enlarged drawing in the central part



No. PP008-A-R-SD-1.0

TITLE	HSNT-8-A-Reel		
No.	PP008-A-R-SD-1.0		
ANGLE		QTY.	5,000
UNIT	mm		
ABLIC Inc.			



No. PP008-A-L-SD-1.0

TITLE	HSNT-8-A -Land Recommendation
No.	PP008-A-L-SD-1.0
ANGLE	
UNIT	mm
ABLIC Inc.	

Disclaimers (Handling Precautions)

1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.
10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative.
15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.

2.4-2019.07